Searched refs:depths (Results 1 – 12 of 12) sorted by relevance
| /f-stack/dpdk/lib/librte_lpm/ |
| H A D | rte_lpm6.h | 150 uint8_t ips[][RTE_LPM6_IPV6_ADDR_SIZE], uint8_t *depths, unsigned n);
|
| H A D | rte_lpm6.c | 1073 uint8_t ips[][RTE_LPM6_IPV6_ADDR_SIZE], uint8_t *depths, in rte_lpm6_delete_bulk_func() argument 1080 if ((lpm == NULL) || (ips == NULL) || (depths == NULL)) in rte_lpm6_delete_bulk_func() 1085 ip6_mask_addr(masked_ip, depths[i]); in rte_lpm6_delete_bulk_func() 1086 rule_delete(lpm, masked_ip, depths[i]); in rte_lpm6_delete_bulk_func()
|
| /f-stack/freebsd/contrib/dpdk_rte_lpm/ |
| H A D | rte_lpm6.h | 158 uint8_t ips[][RTE_LPM6_IPV6_ADDR_SIZE], uint8_t *depths, unsigned n);
|
| H A D | rte_lpm6.c | 1094 uint8_t ips[][RTE_LPM6_IPV6_ADDR_SIZE], uint8_t *depths, 1101 if ((lpm == NULL) || (ips == NULL) || (depths == NULL)) 1106 ip6_mask_addr(masked_ip, depths[i]); 1107 rule_delete(lpm, masked_ip, depths[i]);
|
| /f-stack/freebsd/contrib/device-tree/Bindings/display/xlnx/ |
| H A D | xlnx,zynqmp-dpsub.yaml | 38 and depths up to 4K@30 resolution.
|
| /f-stack/dpdk/doc/guides/sample_app_ug/ |
| H A D | eventdev_pipeline.rst | 13 configured for various numbers worker cores, stages,queue depths and cycles per
|
| /f-stack/freebsd/contrib/device-tree/Bindings/sound/ |
| H A D | cs35l33.txt | 55 depths will be 1, 4, 8, 16 LRCLK cycles. The default is 16 LRCLK cycles.
|
| /f-stack/freebsd/contrib/openzfs/cmd/zpool_influxdb/ |
| H A D | README.md | 122 The ZIO scheduler reports the queue depths as gauges where the value
|
| /f-stack/dpdk/doc/guides/prog_guide/ |
| H A D | lpm6_lib.rst | 61 whether there are other rules with bigger depths and the same key in the data structure.
|
| /f-stack/dpdk/doc/guides/eventdevs/ |
| H A D | dlb.rst | 223 depths of 32 and a load-balanced credit pool size of 4096, each port will start
|
| H A D | dlb2.rst | 214 depths of 32 and a load-balanced credit pool size of 4096, each port will start
|
| /f-stack/dpdk/doc/guides/rel_notes/ |
| H A D | release_19_02.rst | 86 * Added independent configuration of HW Tx and Rx ring depths.
|