Searched refs:dclk90_vlu (Results 1 – 1 of 1) sorted by relevance
4023 uint64_t dclk90_vlu : 5; /**< Manual open-loop delay setting. member4028 uint64_t dclk90_vlu : 5;