Searched refs:dclk90_byp_setting (Results 1 – 1 of 1) sorted by relevance
4719 uint64_t dclk90_byp_setting : 8; /**< Bypass Setting for DDR90 Delay Line */ member4770 uint64_t dclk90_byp_setting : 8;