Searched refs:dclk90_byp_sel (Results 1 – 1 of 1) sorted by relevance
4718 uint64_t dclk90_byp_sel : 1; /**< Bypass Setting Select for DDR90 Delay Line */ member4771 uint64_t dclk90_byp_sel : 1;