Home
last modified time | relevance | path

Searched refs:ctl_reg (Results 1 – 3 of 3) sorted by relevance

/f-stack/freebsd/amd64/vmm/intel/
H A Dvmx_msr.c82 vmx_set_ctlreg(int ctl_reg, int true_ctl_reg, uint32_t ones_mask, in vmx_set_ctlreg() argument
95 val = rdmsr(ctl_reg); in vmx_set_ctlreg()
107 "truectl 0x%0x\n", i, ctl_reg, true_ctl_reg)); in vmx_set_ctlreg()
131 "0x%0x and true msr 0x%0x", i, ctl_reg, in vmx_set_ctlreg()
H A Dvmx_msr.h47 int vmx_set_ctlreg(int ctl_reg, int true_ctl_reg, uint32_t ones_mask,
/f-stack/dpdk/drivers/net/cxgbe/base/
H A Dt4_hw.c325 u32 ctl_reg = PF_REG(mbox, A_CIM_PF_MAILBOX_CTRL); in t4_wr_mbox_meat_timeout() local
403 ctl = t4_read_reg(adap, ctl_reg); in t4_wr_mbox_meat_timeout()
459 t4_write_reg(adap, ctl_reg, F_MBMSGVALID | V_MBOWNER(X_MBOWNER_FW)); in t4_wr_mbox_meat_timeout()
460 t4_read_reg(adap, ctl_reg); /* flush write */ in t4_wr_mbox_meat_timeout()
481 v = t4_read_reg(adap, ctl_reg); in t4_wr_mbox_meat_timeout()
486 t4_write_reg(adap, ctl_reg, in t4_wr_mbox_meat_timeout()
515 t4_write_reg(adap, ctl_reg, V_MBOWNER(X_MBOWNER_NONE)); in t4_wr_mbox_meat_timeout()