Home
last modified time | relevance | path

Searched refs:bus_write_8 (Results 1 – 8 of 8) sorted by relevance

/f-stack/freebsd/mips/beri/
H A Dberi_pic.c149 bus_write_8(sc->res[BP_IP_CLEAR], 0, (1 << i)); in beri_pic_intr()
209 bus_write_8(sc->res[BP_CFG], i * 8, 0); in beripic_attach()
248 bus_write_8(sc->res[BP_CFG], pic_isrc->irq * 8, reg); in beri_pic_enable_intr()
263 bus_write_8(sc->res[BP_CFG], pic_isrc->irq * 8, reg); in beri_pic_disable_intr()
314 bus_write_8(sc->res[BP_CFG], ((BP_FIRST_SOFT + tid) * 8), reg); in beripic_setup_ipi()
328 bus_write_8(sc->res[BP_IP_SET], 0x0, (1 << bit)); in beripic_send_ipi()
342 bus_write_8(sc->res[BP_IP_CLEAR], 0x0, (1 << bit)); in beripic_clear_ipi()
H A Dberi_iommu.c82 bus_write_8(sc->res[0], IOMMU_INVALIDATE, htole64(addr)); in beri_iommu_invalidate()
89 bus_write_8(sc->res[0], IOMMU_SET_BASE, htole64(addr)); in beri_iommu_set_base()
/f-stack/freebsd/arm64/iommu/
H A Dsmmu.c1096 bus_write_8(sc->res[0], SMMU_GERROR_IRQ_CFG0, 0); in smmu_enable_interrupts()
1100 bus_write_8(sc->res[0], SMMU_EVENTQ_IRQ_CFG0, 0); in smmu_enable_interrupts()
1105 bus_write_8(sc->res[0], SMMU_PRIQ_IRQ_CFG0, 0); in smmu_enable_interrupts()
1221 bus_write_8(sc->res[0], SMMU_STRTAB_BASE, strtab->base); in smmu_reset()
1225 bus_write_8(sc->res[0], SMMU_CMDQ_BASE, sc->cmdq.base); in smmu_reset()
1248 bus_write_8(sc->res[0], SMMU_EVENTQ_BASE, sc->evtq.base); in smmu_reset()
1261 bus_write_8(sc->res[0], SMMU_PRIQ_BASE, sc->priq.base); in smmu_reset()
/f-stack/freebsd/arm64/coresight/
H A Dcoresight_etm4x.c132 bus_write_8(sc->res, TRCACVR(i), event->addr[i]); in etm_prepare()
/f-stack/freebsd/x86/iommu/
H A Dintel_dmar.h346 bus_write_8(unit->regs, reg, val); in dmar_write8()
/f-stack/freebsd/arm64/arm64/
H A Dgic_v3.c243 bus_write_8(rdist, offset, val); in gic_r_write_8()
H A Dgicv3_its.c313 bus_write_8((sc)->sc_its_res, (reg), (val))
/f-stack/freebsd/sys/
H A Dbus.h952 #define bus_write_8(r, o, v) \ macro