| /f-stack/freebsd/arm64/coresight/ |
| H A D | coresight_etm4x.c | 90 bus_write_4(sc->res, TRCCONFIGR, reg); in etm_prepare() 93 bus_write_4(sc->res, TRCEVENTCTL0R, 0); in etm_prepare() 97 bus_write_4(sc->res, TRCSTALLCTLR, 0); in etm_prepare() 109 bus_write_4(sc->res, TRCTSCTLR, 0); in etm_prepare() 127 bus_write_4(sc->res, TRCVICTLR, reg); in etm_prepare() 150 bus_write_4(sc->res, TRCVDARCCTLR, 0); in etm_prepare() 153 bus_write_4(sc->res, TRCSSCSR(0), 0); in etm_prepare() 161 bus_write_4(sc->res, TRCVISSCTLR, 0); in etm_prepare() 164 bus_write_4(sc->res, TRCVDCTLR, 0); in etm_prepare() 184 bus_write_4(sc->res, TRCOSLAR, 0); in etm_init() [all …]
|
| H A D | coresight_tmc.c | 73 bus_write_4(sc->res, TMC_CTL, CTL_TRACECAPTEN); in tmc_start() 97 bus_write_4(sc->res, TMC_CTL, reg); in tmc_stop() 118 bus_write_4(sc->res, TMC_MODE, MODE_HW_FIFO); in tmc_configure_etf() 163 bus_write_4(sc->res, TMC_AXICTL, reg); in tmc_configure_etr() 167 bus_write_4(sc->res, TMC_FFCR, reg); in tmc_configure_etr() 169 bus_write_4(sc->res, TMC_TRG, 8); in tmc_configure_etr() 171 bus_write_4(sc->res, TMC_DBALO, event->etr.low); in tmc_configure_etr() 175 bus_write_4(sc->res, TMC_RRP, event->etr.low); in tmc_configure_etr() 176 bus_write_4(sc->res, TMC_RWP, event->etr.low); in tmc_configure_etr() 180 bus_write_4(sc->res, TMC_STS, reg); in tmc_configure_etr() [all …]
|
| H A D | coresight_replicator.c | 61 bus_write_4(sc->res, CORESIGHT_LAR, CORESIGHT_UNLOCK); in replicator_init() 76 bus_write_4(sc->res, REPLICATOR_IDFILTER0, 0x00); in replicator_enable() 77 bus_write_4(sc->res, REPLICATOR_IDFILTER1, 0xff); in replicator_enable() 79 bus_write_4(sc->res, REPLICATOR_IDFILTER0, 0xff); in replicator_enable() 80 bus_write_4(sc->res, REPLICATOR_IDFILTER1, 0x00); in replicator_enable() 94 bus_write_4(sc->res, REPLICATOR_IDFILTER0, 0xff); in replicator_disable() 95 bus_write_4(sc->res, REPLICATOR_IDFILTER1, 0xff); in replicator_disable()
|
| H A D | coresight_cpu_debug.c | 86 bus_write_4(sc->res, CORESIGHT_LAR, CORESIGHT_UNLOCK); in debug_init() 89 bus_write_4(sc->res, EDOSLAR, 0); in debug_init() 98 bus_write_4(sc->res, EDPRCR, reg); in debug_init()
|
| H A D | coresight_funnel.c | 72 bus_write_4(sc->res, CORESIGHT_LAR, CORESIGHT_UNLOCK); in funnel_init() 93 bus_write_4(sc->res, FUNNEL_FUNCTL, reg); in funnel_enable() 111 bus_write_4(sc->res, FUNNEL_FUNCTL, reg); in funnel_disable()
|
| /f-stack/freebsd/arm64/qualcomm/ |
| H A D | qcom_gcc.c | 79 bus_write_4(sc->res, GCC_QDSS_BCR, GCC_QDSS_BCR_BLK_ARES); in qcom_qdss_enable() 82 bus_write_4(sc->res, GCC_QDSS_CFG_AHB_CBCR, AHB_CBCR_CLK_ENABLE); in qcom_qdss_enable() 85 bus_write_4(sc->res, GCC_QDSS_DAP_CBCR, DAP_CBCR_CLK_ENABLE); in qcom_qdss_enable() 88 bus_write_4(sc->res, GCC_QDSS_ETR_USB_CBCR, ETR_USB_CBCR_CLK_ENABLE); in qcom_qdss_enable() 91 bus_write_4(sc->res, GCC_QDSS_BCR, 0); in qcom_qdss_enable()
|
| /f-stack/freebsd/arm64/broadcom/brcmmdio/ |
| H A D | mdio_mux_iproc.c | 166 bus_write_4(sc->reg_base, MDIO_PARAM_OFFSET, param); in brcm_iproc_switch() 207 bus_write_4(sc->reg_base, MDIO_CTRL_OFFSET, 0); in brcm_iproc_mdio_op() 219 bus_write_4(sc->reg_base, MDIO_PARAM_OFFSET, param); in brcm_iproc_mdio_op() 221 bus_write_4(sc->reg_base, MDIO_ADDR_OFFSET, reg); in brcm_iproc_mdio_op() 223 bus_write_4(sc->reg_base, MDIO_CTRL_OFFSET, op); in brcm_iproc_mdio_op() 244 bus_write_4(sc->reg_base, MDIO_SCAN_CTRL_OFFSET, val); in brcm_iproc_config() 254 bus_write_4(sc->reg_base, MDIO_RATE_ADJ_EXT_OFFSET, val); in brcm_iproc_config() 255 bus_write_4(sc->reg_base, MDIO_RATE_ADJ_INT_OFFSET, val); in brcm_iproc_config()
|
| /f-stack/freebsd/arm/freescale/imx/ |
| H A D | imx6_usbphy.c | 151 bus_write_4(sc->mem_res, CTRL_SET_REG, CTRL_SFTRST); in usbphy_attach() 152 bus_write_4(sc->mem_res, CTRL_CLR_REG, CTRL_SFTRST | CTRL_CLKGATE); in usbphy_attach() 155 bus_write_4(sc->mem_res, CTRL_SET_REG, in usbphy_attach() 159 bus_write_4(sc->mem_res, PWD_REG, 0); in usbphy_attach()
|
| /f-stack/freebsd/arm/annapurna/alpine/ |
| H A D | alpine_ccu.c | 111 bus_write_4(sc->res, AL_CCU_SNOOP_CONTROL_IOFAB_0_OFFSET, 1); in al_ccu_attach() 112 bus_write_4(sc->res, AL_CCU_SNOOP_CONTROL_IOFAB_1_OFFSET, 1); in al_ccu_attach() 115 bus_write_4(sc->res, AL_CCU_SPECULATION_CONTROL_OFFSET, 7); in al_ccu_attach()
|
| H A D | alpine_nb_service.c | 113 bus_write_4(sc->res, AL_NB_ACF_MISC_OFFSET, val); in nb_service_attach()
|
| /f-stack/freebsd/arm/broadcom/bcm2835/ |
| H A D | bcm2835_dma.c | 190 bus_write_4(sc->sc_mem, BCM_DMA_CS(ch), 0); in bcm_dma_reset() 202 bus_write_4(sc->sc_mem, BCM_DMA_CBNEXT(ch), 0); in bcm_dma_reset() 205 bus_write_4(sc->sc_mem, BCM_DMA_CS(ch), in bcm_dma_reset() 210 bus_write_4(sc->sc_mem, BCM_DMA_CBADDR(ch), 0); in bcm_dma_reset() 211 bus_write_4(sc->sc_mem, BCM_DMA_CBNEXT(ch), 0); in bcm_dma_reset() 314 bus_write_4(sc->sc_mem, BCM_DMA_CS(i), CS_RESET); in bcm_dma_init() 576 bus_write_4(sc->sc_mem, BCM_DMA_CBADDR(ch), in bcm_dma_start() 578 bus_write_4(sc->sc_mem, BCM_DMA_CS(ch), CS_ACTIVE); in bcm_dma_start() 638 bus_write_4(sc->sc_mem, BCM_DMA_DEBUG(ch->ch), in bcm_dma_intr() 645 bus_write_4(sc->sc_mem, BCM_DMA_CS(ch->ch), in bcm_dma_intr()
|
| /f-stack/freebsd/mips/broadcom/ |
| H A D | bcm_bmips.c | 143 bus_write_4(sc->cfg, SIBA_CFG0_INTVEC, 0x0); /* MIPS IRQ0 */ in bcm_bmips_attach() 144 bus_write_4(sc->cfg, SIBA_CFG0_IPSFLAG, 0x0); /* MIPS IRQ1-4 */ in bcm_bmips_attach() 247 bus_write_4(sc->cfg, SIBA_CFG0_INTVEC, sbintvec); in bcm_bmips_mask_irq() 259 bus_write_4(sc->cfg, SIBA_CFG0_IPSFLAG, ipsflag); in bcm_bmips_mask_irq() 279 bus_write_4(sc->cfg, SIBA_CFG0_INTVEC, sbintvec); in bcm_bmips_unmask_irq() 290 bus_write_4(sc->cfg, SIBA_CFG0_IPSFLAG, ipsflag); in bcm_bmips_unmask_irq()
|
| H A D | bcm_mips74k.c | 173 bus_write_4(sc->mem, BCM_MIPS74K_INTR_SEL(i), 0); in bcm_mips74k_attach() 270 bus_write_4(sc->mem, BCM_MIPS74K_INTR_SEL(mips_irq), oobsel); in bcm_mips74k_mask_irq() 289 bus_write_4(sc->mem, BCM_MIPS74K_INTR_SEL(mips_irq), oobsel); in bcm_mips74k_unmask_irq()
|
| /f-stack/freebsd/arm/mv/armada38x/ |
| H A D | armada38x_rtc.c | 335 bus_write_4(sc->res[RTC_RES], off, val); in mv_rtc_reg_write() 350 bus_write_4(sc->res[RTC_SOC_RES], A38X_RTC_BRIDGE_TIMING_CTRL, val); in mv_rtc_configure_bus_a38x() 362 bus_write_4(sc->res[RTC_SOC_RES], A8K_RTC_BRIDGE_TIMING_CTRL1, val); in mv_rtc_configure_bus_a8k() 367 bus_write_4(sc->res[RTC_SOC_RES], A8K_RTC_BRIDGE_TIMING_CTRL1, val); in mv_rtc_configure_bus_a8k()
|
| /f-stack/freebsd/arm64/qoriq/clk/ |
| H A D | qoriq_clkgen.c | 100 bus_write_4(sc->res, addr, htole32(val)); in qoriq_clkgen_write_4() 102 bus_write_4(sc->res, addr, htobe32(val)); in qoriq_clkgen_write_4() 138 bus_write_4(sc->res, addr, htole32(reg)); in qoriq_clkgen_modify_4() 140 bus_write_4(sc->res, addr, htobe32(reg)); in qoriq_clkgen_modify_4()
|
| /f-stack/freebsd/arm64/iommu/ |
| H A D | smmu.c | 284 bus_write_4(sc->res[0], reg, val); in smmu_write_ack() 424 bus_write_4(sc->res[0], evtq->cons_off, evtq->lc.cons); in smmu_evtq_dequeue() 550 bus_write_4(sc->res[0], cmdq->prod_off, cmdq->lc.prod); in smmu_cmdq_enqueue_cmd() 1097 bus_write_4(sc->res[0], SMMU_GERROR_IRQ_CFG1, 0); in smmu_enable_interrupts() 1098 bus_write_4(sc->res[0], SMMU_GERROR_IRQ_CFG2, 0); in smmu_enable_interrupts() 1101 bus_write_4(sc->res[0], SMMU_EVENTQ_IRQ_CFG1, 0); in smmu_enable_interrupts() 1102 bus_write_4(sc->res[0], SMMU_EVENTQ_IRQ_CFG2, 0); in smmu_enable_interrupts() 1106 bus_write_4(sc->res[0], SMMU_PRIQ_IRQ_CFG1, 0); in smmu_enable_interrupts() 1107 bus_write_4(sc->res[0], SMMU_PRIQ_IRQ_CFG2, 0); in smmu_enable_interrupts() 1214 bus_write_4(sc->res[0], SMMU_CR1, reg); in smmu_reset() [all …]
|
| /f-stack/freebsd/mips/mediatek/ |
| H A D | mtk_sysctl.c | 158 bus_write_4(mtk_sysctl_sc->mem_res, reg, val); in mtk_sysctl_set() 171 bus_write_4(mtk_sysctl_sc->mem_res, reg, val); in mtk_sysctl_clr_set()
|
| /f-stack/freebsd/arm/ti/omap4/ |
| H A D | omap4_prcm_clks.c | 534 bus_write_4(clk_mem_res, clk_details->clksel_reg, clksel); in omap4_clk_generic_activate() 600 bus_write_4(clk_mem_res, clk_details->clksel_reg, clksel); in omap4_clk_generic_deactivate() 850 bus_write_4(clk_mem_res, clk_details->clksel_reg, clksel); in omap4_clk_hsmmc_set_source() 1152 bus_write_4(clk_mem_res, clksel_reg_off, clksel); in omap4_clk_hsusbhost_activate() 1256 bus_write_4(clk_mem_res, clksel_reg_off, clksel); in omap4_clk_hsusbhost_deactivate() 1356 bus_write_4(clk_mem_res, clksel_reg_off, clksel); in omap4_clk_hsusbhost_set_source() 1373 bus_write_4(sc->sc_res, PRM_RSTCTRL, in omap4_prcm_reset()
|
| /f-stack/freebsd/arm/nvidia/ |
| H A D | tegra_gpio.c | 64 #define WR4(_sc, _r, _v) bus_write_4((_sc)->mem_res, (_r), (_v)) 159 bus_write_4(sc->mem_res, reg + GPIO_REGNUM(pin->gp_pin), tmp); in gpio_write_masked() 351 bus_write_4(sc->mem_res, reg + GPIO_REGNUM(tgi->irq), tmp); in intr_write_masked() 366 bus_write_4(sc->mem_res, reg + GPIO_REGNUM(tgi->irq), tmp); in intr_write_modify() 790 bus_write_4(sc->mem_res, GPIO_INT_ENB + GPIO_REGNUM(i), 0); in tegra_gpio_attach() 791 bus_write_4(sc->mem_res, GPIO_INT_STA + GPIO_REGNUM(i), 0xFF); in tegra_gpio_attach() 792 bus_write_4(sc->mem_res, GPIO_INT_CLR + GPIO_REGNUM(i), 0xFF); in tegra_gpio_attach()
|
| /f-stack/freebsd/arm/altera/socfpga/ |
| H A D | socfpga_common.h | 36 #define WRITE4(_sc, _reg, _val) bus_write_4((_sc)->res[0], _reg, _val)
|
| /f-stack/freebsd/mips/atheros/ |
| H A D | ar71xx_gpiovar.h | 45 bus_write_4(sc->gpio_mem_res, (reg), (val)); \
|
| /f-stack/freebsd/mips/atheros/ar531x/ |
| H A D | ar5315_gpiovar.h | 45 bus_write_4(sc->gpio_mem_res, (reg), (val)); \
|
| /f-stack/freebsd/arm/ti/ |
| H A D | ti_adcvar.h | 36 bus_write_4((_sc)->sc_mem_res, reg, value)
|
| /f-stack/freebsd/arm/allwinner/ |
| H A D | aw_usbphy.c | 168 #define WR4(res, o, v) bus_write_4(res, (o), (v)) 303 bus_write_4(sc->phy_ctrl, PHY_CSR, val); in awusbphy_init() 457 bus_write_4(sc->phy_ctrl, PHY_CSR, val); in awusbphy_set_mode()
|
| /f-stack/freebsd/arm/versatile/ |
| H A D | versatile_scm.c | 67 bus_write_4((sc)->sc_mem_res, (reg), (val))
|