Home
last modified time | relevance | path

Searched refs:bus_clk (Results 1 – 18 of 18) sorted by relevance

/f-stack/freebsd/contrib/device-tree/Bindings/usb/
H A Drockchip,dwc3.txt10 "bus_clk" Master/Core clock, have to be >= 62.5 MHz for SS
29 "bus_clk", "grf_clk";
46 "bus_clk", "grf_clk";
H A Ddwc3-xilinx.txt7 "bus_clk" Master/Core clock, have to be >= 125 MHz for SS
22 clock-names = "bus_clk" "ref_clk";
/f-stack/freebsd/x86/cpufreq/
H A Dest.c88 #define ID16(MHz, mV, bus_clk) \ argument
89 (((MHz / bus_clk) << 8) | ((mV ? mV - 700 : 0) >> 4))
90 #define ID32(MHz_hi, mV_hi, MHz_lo, mV_lo, bus_clk) \ argument
91 ((ID16(MHz_lo, mV_lo, bus_clk) << 16) | (ID16(MHz_hi, mV_hi, bus_clk)))
94 #define FREQ_INFO_PWR(MHz, mV, bus_clk, mW) \ argument
95 { MHz, mV, ID16(MHz, mV, bus_clk), mW }
96 #define FREQ_INFO(MHz, mV, bus_clk) \ argument
97 FREQ_INFO_PWR(MHz, mV, bus_clk, CPUFREQ_VAL_UNKNOWN)
98 #define INTEL(tab, zhi, vhi, zlo, vlo, bus_clk) \ argument
99 { CPU_VENDOR_INTEL, ID32(zhi, vhi, zlo, vlo, bus_clk), tab, nitems(tab) }
[all …]
/f-stack/freebsd/contrib/device-tree/Bindings/display/exynos/
H A Dexynos_dsim.txt14 - clock-names: should include "bus_clk"and "sclk_mipi" entries
49 clock-names = "bus_clk", "sclk_mipi";
/f-stack/freebsd/contrib/device-tree/Bindings/spi/
H A Djcore,spi.txt32 clocks = <&bus_clk>;
/f-stack/freebsd/contrib/device-tree/Bindings/display/msm/
H A Dmdp4.txt18 * "bus_clk"
/f-stack/freebsd/contrib/device-tree/Bindings/serial/
H A Dmtk-uart.txt50 clocks = <&uart_clk>, <&bus_clk>;
/f-stack/freebsd/contrib/device-tree/Bindings/interconnect/
H A Dinterconnect.txt30 clock-names = "bus_clk", "bus_a_clk";
/f-stack/freebsd/contrib/device-tree/Bindings/mmc/
H A Dmtk-sd.txt29 "bus_clk" - bus clock used for internal register access (required for MT2712 MSDC0/3)
/f-stack/freebsd/contrib/device-tree/src/arm/
H A Dqcom-apq8064.dtsi1265 clock-names = "iface_clk", "bus_clk", "core_mmss_clk",
1472 "bus_clk",
H A Dexynos3250.dtsi348 clock-names = "bus_clk", "pll_clk";
H A Dexynos4.dtsi199 clock-names = "bus_clk", "sclk_mipi";
H A Dexynos5250.dtsi828 clock-names = "bus_clk", "sclk_mipi";
H A Dexynos5420.dtsi620 clock-names = "bus_clk", "pll_clk";
/f-stack/freebsd/contrib/device-tree/src/arm64/mediatek/
H A Dmt2712e.dtsi765 clock-names = "source", "hclk", "bus_clk", "source_cg";
/f-stack/freebsd/contrib/device-tree/src/arm64/rockchip/
H A Drk3399.dtsi402 "bus_clk", "aclk_usb3_rksoc_axi_perf",
438 "bus_clk", "aclk_usb3_rksoc_axi_perf",
/f-stack/freebsd/contrib/device-tree/src/arm64/exynos/
H A Dexynos5433.dtsi933 clock-names = "bus_clk",
/f-stack/freebsd/contrib/device-tree/src/arm64/qcom/
H A Dmsm8996.dtsi897 "bus_clk",