Searched refs:base_sc (Results 1 – 2 of 2) sorted by relevance
| /f-stack/freebsd/arm/nvidia/ |
| H A D | as3722_regulators.c | 91 struct as3722_softc *base_sc; member 392 rv = RD1(sc->base_sc, sc->def->volt_reg, sel); in as3722_read_sel() 408 rv = RM1(sc->base_sc, sc->def->volt_reg, in as3722_write_sel() 421 rv = RD1(sc->base_sc, AS3722_FUSE7, &val); in as3722_sd0_is_low_voltage() 444 rv = RM1(sc->base_sc, sc->def->enable_reg, in as3722_reg_enable() 454 rv = RM1(sc->base_sc, sc->def->enable_reg, in as3722_reg_disable() 476 rv = RM1(sc->base_sc, sc->def->volt_reg, in as3722_regnode_init() 480 device_printf(sc->base_sc->dev, in as3722_regnode_init() 490 device_printf(sc->base_sc->dev, in as3722_regnode_init() 497 device_printf(sc->base_sc->dev, in as3722_regnode_init() [all …]
|
| /f-stack/freebsd/arm64/nvidia/tegra210/ |
| H A D | max77620_regulators.c | 101 struct max77620_softc *base_sc; member 368 rv = RD1(sc->base_sc, sc->def->volt_reg, sel); in max77620_get_sel() 387 rv = RM1(sc->base_sc, sc->def->volt_reg, in max77620_set_sel() 403 rv = RD1(sc->base_sc, sc->def->fps_reg, &val); in max77620_get_fps_src() 451 rv = RM1(sc->base_sc, sc->def->fps_reg, mask, val); in max77620_set_fps_slots() 463 rv = RD1(sc->base_sc, sc->def->pwr_mode_reg, &val); in max77620_get_pwr_mode() 490 rv = RD1(sc->base_sc, sc->def->cfg_reg, &val); in max77620_get_pwr_ramp_delay() 560 RD1(sc->base_sc, sc->def->volt_reg, &val1); in max77620_regnode_init() 561 RD1(sc->base_sc, sc->def->cfg_reg, &val2); in max77620_regnode_init() 562 RD1(sc->base_sc, sc->def->fps_reg, &val3); in max77620_regnode_init() [all …]
|