Home
last modified time | relevance | path

Searched refs:an (Results 1 – 25 of 1854) sorted by relevance

12345678910>>...75

/f-stack/freebsd/contrib/ncsw/Peripherals/FM/MACSEC/
H A Dfm_macsec_secy.c531 if (p_FmSecYSc->sa[an].saId != SECY_AN_FREE_VALUE) in FM_MACSEC_SECY_CreateRxSa()
553 if (p_FmSecYSc->sa[an].saId == SECY_AN_FREE_VALUE) in FM_MACSEC_SECY_DeleteRxSa()
577 if (p_FmSecYSc->sa[an].saId == SECY_AN_FREE_VALUE) in FM_MACSEC_SECY_RxSaEnableReceive()
583 p_FmSecYSc->sa[an].active = TRUE; in FM_MACSEC_SECY_RxSaEnableReceive()
599 if (p_FmSecYSc->sa[an].saId == SECY_AN_FREE_VALUE) in FM_MACSEC_SECY_RxSaDisableReceive()
605 p_FmSecYSc->sa[an].active = FALSE; in FM_MACSEC_SECY_RxSaDisableReceive()
621 if (p_FmSecYSc->sa[an].saId == SECY_AN_FREE_VALUE) in FM_MACSEC_SECY_RxSaUpdateNextPn()
666 if (p_FmSecYSc->sa[an].active) in FM_MACSEC_SECY_RxSaModifyKey()
672 …eateRxSa(p_FmMacsecSecY->h_FmMacsec, p_FmSecYSc->scId, p_FmSecYSc->sa[an].saId, an, 1, key)) != E_… in FM_MACSEC_SECY_RxSaModifyKey()
675 if (p_FmSecYSc->sa[an].active) in FM_MACSEC_SECY_RxSaModifyKey()
[all …]
/f-stack/freebsd/contrib/device-tree/Bindings/fsi/
H A Dfsi.txt7 busses, which are then exposed by the device tree. For example, an FSI engine
19 /* top-level of FSI bus topology, bound to an FSI master driver and
20 * exposes an FSI bus */
40 not be described; this binding only provides an optional facility for
47 value. It's likely that an implementation-specific compatible value will
109 Here's an example that illustrates:
110 - an FSI master
111 - connected to an FSI slave
112 - that contains an engine that is an I2C master
113 - connected to an I2C EEPROM
[all …]
/f-stack/freebsd/contrib/ncsw/inc/Peripherals/
H A Dfm_macsec_ext.h958 t_Error FM_MACSEC_SECY_CreateRxSa(t_Handle h_FmMacsecSecY, t_Handle h_Sc, macsecAN_t an, uint32_t l…
973 t_Error FM_MACSEC_SECY_DeleteRxSa(t_Handle h_FmMacsecSecY, t_Handle h_Sc, macsecAN_t an);
988 t_Error FM_MACSEC_SECY_RxSaEnableReceive(t_Handle h_FmMacsecSecY, t_Handle h_Sc, macsecAN_t an);
1003 t_Error FM_MACSEC_SECY_RxSaDisableReceive(t_Handle h_FmMacsecSecY, t_Handle h_Sc, macsecAN_t an);
1021 t_Error FM_MACSEC_SECY_RxSaUpdateNextPn(t_Handle h_FmMacsecSecY, t_Handle h_Sc, macsecAN_t an, uint…
1039 t_Error FM_MACSEC_SECY_RxSaUpdateLowestPn(t_Handle h_FmMacsecSecY, t_Handle h_Sc, macsecAN_t an, ui…
1055 t_Error FM_MACSEC_SECY_RxSaModifyKey(t_Handle h_FmMacsecSecY, t_Handle h_Sc, macsecAN_t an, macsecS…
1072 t_Error FM_MACSEC_SECY_CreateTxSa(t_Handle h_FmMacsecSecY, macsecAN_t an, macsecSAKey_t key);
1086 t_Error FM_MACSEC_SECY_DeleteTxSa(t_Handle h_FmMacsecSecY, macsecAN_t an);
1116 t_Error FM_MACSEC_SECY_TxSaSetActive(t_Handle h_FmMacsecSecY, macsecAN_t an);
[all …]
/f-stack/freebsd/contrib/device-tree/Bindings/net/
H A Dmarvell-orion-mdio.txt4 MV78xx0, Armada 370, Armada XP, Armada 7k and Armada 8k have an
5 identical unit that provides an interface with the MDIO bus.
7 provides an interface with the xMDIO bus. This driver handles
12 - reg: address and length of the MDIO registers. When an interrupt is
25 Example at the SoC level without an interrupt property:
34 Example with an interrupt property:
H A Dbrcm,systemport.txt19 - systemport,num-tier2-arb: number of tier 2 arbiters, an integer
20 - systemport,num-tier1-arb: number of tier 1 arbiters, an integer
21 - systemport,num-txq: number of HW transmit queues, an integer
22 - systemport,num-rxq: number of HW receive queues, an integer
/f-stack/freebsd/contrib/device-tree/Bindings/power/reset/
H A Dgpio-poweroff.txt7 state. Otherwise its configured as an input.
9 When the power-off handler is called, the gpio is configured as an
11 condition. This will also cause an inactive->active edge condition, so
13 the GPIO is set to inactive, thus causing an active->inactive edge,
26 - input : Initially configure the GPIO line as an input. Only reconfigure
27 it to an output when the power-off handler is called. If this optional
28 property is not specified, the GPIO is initialized as an output in its
/f-stack/freebsd/contrib/device-tree/Bindings/interrupt-controller/
H A Dmarvell,sei.txt4 Marvell SEI (System Error Interrupt) controller is an interrupt
6 them to a single interrupt line (an SPI) on the parent interrupt
19 - #interrupt-cells: number of cells to define an SEI wired interrupt
22 - interrupt-controller: identifies the node as an interrupt controller
24 - msi-controller: identifies the node as an MSI controller for the CPs
H A Dsocionext,synquacer-exiu.txt3 The Socionext Synquacer SoC has an external interrupt unit (EXIU)
12 - interrupt-controller : Identifies the node as an interrupt controller.
13 - #interrupt-cells : Specifies the number of cells needed to encode an
20 - Only SPIs can use the EXIU as an interrupt parent.
H A Dti,omap4-wugen-mpu3 All TI OMAP4/5 (and their derivatives) an interrupt controller that
12 - interrupt-controller : Identifies the node as an interrupt controller.
13 - #interrupt-cells : Specifies the number of cells needed to encode an
20 - Only SPIs can use the WUGEN as an interrupt parent. SGIs and PPIs
H A Dtechnologic,ts4800.txt3 TS-4800 FPGA has an internal interrupt controller. When one of the
9 - interrupt-controller: identifies the node as an interrupt controller
12 - #interrupt-cells: specifies the number of cells needed to encode an interrupt
H A Dbrcm,bcm6345-l1-intc.txt10 - Most onchip peripherals are wired directly to an L1 input
29 - interrupt-controller: identifies the node as an interrupt controller
30 - #interrupt-cells: specifies the number of cells needed to encode an interrupt
35 If multiple reg ranges and interrupt-parent entries are present on an SMP
41 specifying an alternative endianness.
/f-stack/dpdk/doc/guides/prog_guide/
H A Devent_timer_adapter.rst8 introduces an event driven programming model which presents applications with
9 an alternative to the polling model traditionally used in DPDK
16 a timer expiration, and providing an API with which adapters can be created or
20 software implementations of the timer mechanism; it will query an eventdev PMD
33 Event timers are timers that enqueue a timer expiration event to an event
101 Create and Configure an Adapter Instance
104 To create an event timer adapter instance, initialize an
131 configure an event port; it will examine the current event device
150 ``rte_event_timer_adapter_get_info()``. This function will return an
189 Once an event timer adapter has been started, an application can begin to
[all …]
/f-stack/freebsd/contrib/device-tree/Bindings/virtio/
H A Dmmio.txt21 - iommus: If the device accesses memory through an IOMMU, it should
22 have an "iommus" property [1]. Since virtio-iommu itself
23 does not access memory through an IOMMU, the "virtio,mmio"
24 node cannot have both an "#iommu-cells" and an "iommus"
/f-stack/freebsd/contrib/device-tree/Bindings/soc/fsl/cpm_qe/qe/
H A Dpincfg.txt12 1 = The pin is an output
13 2 = The pin is an input
18 0 = The pin is actively driven as an output
19 1 = The pin is an open-drain driver. As an output, the pin is
/f-stack/dpdk/drivers/net/atlantic/
H A Drte_pmd_atlantic.c73 rte_pmd_atl_macsec_select_txsa(uint16_t port, uint8_t idx, uint8_t an, in rte_pmd_atl_macsec_select_txsa() argument
85 return atl_macsec_select_txsa(dev, idx, an, pn, key); in rte_pmd_atl_macsec_select_txsa()
89 rte_pmd_atl_macsec_select_rxsa(uint16_t port, uint8_t idx, uint8_t an, in rte_pmd_atl_macsec_select_rxsa() argument
101 return atl_macsec_select_rxsa(dev, idx, an, pn, key); in rte_pmd_atl_macsec_select_rxsa()
/f-stack/freebsd/contrib/device-tree/Bindings/i2c/
H A Di2c-mux-gpio.txt3 This binding describes an I2C bus multiplexer that uses GPIOs to
32 For each i2c child node, an I2C child bus will be created. They will
35 Whenever an access is made to a device on a child bus, the value set
39 If an idle state is defined, using the idle-state (optional) property,
40 whenever an access is not being made to a device on a child bus, the
43 If an idle state is not defined, the most recently used value will be
H A Di2c-mux-pinctrl.txt3 This binding describes an I2C bus multiplexer that uses pin multiplexing to
35 For each named state defined in the pinctrl-names property, an I2C child bus
47 Whenever an access is made to a device on a child bus, the relevant pinctrl
50 If an idle state is defined, whenever an access is not being made to a device
53 If an idle state is not defined, the most recently used pinctrl state will be
/f-stack/freebsd/contrib/device-tree/Bindings/display/tegra/
H A Dnvidia,tegra20-host1x.txt18 - resets: Must contain an entry for each entry in reset-names.
34 - resets: Must contain an entry for each entry in reset-names.
48 - resets: Must contain an entry for each entry in reset-names.
76 - resets: Must contain an entry for each entry in reset-names.
89 - resets: Must contain an entry for each entry in reset-names.
102 - resets: Must contain an entry for each entry in reset-names.
112 - clocks: Must contain an entry for each entry in clock-names.
119 - resets: Must contain an entry for each entry in reset-names.
131 - clocks: Must contain an entry for each entry in clock-names.
137 - resets: Must contain an entry for each entry in reset-names.
[all …]
/f-stack/freebsd/contrib/openzfs/.github/
H A Dstale.yml1 # Number of days of inactivity before an issue becomes stale
16 # Set to true to ignore issues with an assignee (defaults to false)
18 # Label to use when marking an issue as stale
20 # Comment to post when marking an issue as stale. Set to `false` to disable
/f-stack/dpdk/doc/guides/contributing/
H A Dabi_policy.rst31 of an ABI version.
41 What is an ABI?
45 by a library. It is similar to an API (Application Programming Interface) but
47 link to dynamic libraries. That is to say when an application is compiled to
50 Therefore, in the case of dynamic linking, it is critical that an ABI is
52 to behave improperly or in an unexpected fashion.
61 What is an ABI version?
206 symbol versions, there is an amended process. In these cases, ABIs may be
248 an explicit package dependency, as the soname can only indicate the
329 Note that marking an API as experimental is a multi step process.
[all …]
/f-stack/freebsd/contrib/device-tree/Bindings/arm/omap/
H A Dmpu.txt25 - For an OMAP5 SMP system:
32 - For an OMAP4 SMP system:
40 - For an OMAP3 monocore system:
47 - For an AM335x system:
/f-stack/freebsd/contrib/device-tree/Bindings/arm/
H A Darm,versatile.yaml22 - description: The ARM Versatile Application Baseboard (HBI-0118) is an
24 to an IB1 interface board for a touchscreen-type use case or an IB2
28 - description: The ARM Versatile Platform Baseboard (HBI-0117) is an
57 AB will present an optional system controller node which controls the
/f-stack/freebsd/contrib/device-tree/Bindings/pci/
H A Dralink,rt3883-pci.txt12 - #address-cells: specifies the number of cells needed to encode an
16 of an address. The value must be 1.
35 - interrupt-controller: identifies the node as an interrupt controller
37 - #address-cells: specifies the number of cells needed to encode an
41 - #interrupt-cells: specifies the number of cells needed to encode an
52 - #address-cells: specifies the number of cells needed to encode an
56 of an address. The value must be 2.
58 - #interrupt-cells: specifies the number of cells needed to encode an
/f-stack/freebsd/contrib/device-tree/Bindings/serial/
H A Dmtk-uart.txt28 index 0: an interrupt specifier for the UART controller itself
29 index 1: optional, an interrupt specifier with edge sensitivity on Rx pin to
31 one must create an addtional pinctrl to reconfigure Rx pin to normal
34 - clocks : Must contain an entry for each entry in clock-names.
40 For compatibility with older device trees an unnamed clock is used for the
/f-stack/dpdk/doc/guides/nics/
H A Daf_packet.rst7 The AF_PACKET socket in Linux allows an application to receive and send raw
8 packets. This Linux-specific PMD driver binds to an AF_PACKET socket and allows
21 The following options can be provided to set up an af_packet port in DPDK.
38 As an example, if one changes ``framesz`` to be 1024B, it is expected that
58 Set up an af_packet interface
61 The following example will set up an af_packet interface in DPDK with the

12345678910>>...75