Home
last modified time | relevance | path

Searched refs:UPHY_PLL_S0_CTL1_PLL0_SLEEP (Results 1 – 1 of 1) sorted by relevance

/f-stack/freebsd/arm64/nvidia/tegra210/
H A Dtegra210_xusbpadctl.c273 #define UPHY_PLL_S0_CTL1_PLL0_SLEEP(x) (((x) & 0x03) << 1) macro
852 reg &= ~UPHY_PLL_S0_CTL1_PLL0_SLEEP(~0); in uphy_sata_enable()