Searched refs:TRCVICTLR (Results 1 – 2 of 2) sorted by relevance
84 #define TRCVICTLR 0x080 /* Trace ViewInst Main Control Register */ macro
127 bus_write_4(sc->res, TRCVICTLR, reg); in etm_prepare()