Home
last modified time | relevance | path

Searched refs:R2 (Results 1 – 25 of 26) sorted by relevance

12

/f-stack/app/redis-5.0.5/src/
H A Dsha1.c49 #define R2(v,w,x,y,z,i) z+=(w^x^y)+blk(i)+0x6ED9EBA1+rol(v,5);w=rol(w,30); macro
86 R2(a,b,c,d,e,20); R2(e,a,b,c,d,21); R2(d,e,a,b,c,22); R2(c,d,e,a,b,23); in SHA1Transform()
87 R2(b,c,d,e,a,24); R2(a,b,c,d,e,25); R2(e,a,b,c,d,26); R2(d,e,a,b,c,27); in SHA1Transform()
88 R2(c,d,e,a,b,28); R2(b,c,d,e,a,29); R2(a,b,c,d,e,30); R2(e,a,b,c,d,31); in SHA1Transform()
89 R2(d,e,a,b,c,32); R2(c,d,e,a,b,33); R2(b,c,d,e,a,34); R2(a,b,c,d,e,35); in SHA1Transform()
90 R2(e,a,b,c,d,36); R2(d,e,a,b,c,37); R2(c,d,e,a,b,38); R2(b,c,d,e,a,39); in SHA1Transform()
/f-stack/freebsd/contrib/device-tree/Bindings/regulator/
H A Dltc3676.txt18 values R1 and R2 of the feedback voltage divider in ohms.
22 0.4125 * (1 + R1/R2) V and 0.8 * (1 + R1/R2) V.
25 0.725 * (1 + R1/R2) V. The ldo3 regulator is fixed to 1.8 V. The ldo1 standby
H A Dltc3589.txt18 values R1 and R2 of the feedback voltage divider in ohms.
22 0.3625 * (1 + R1/R2) V and 0.75 * (1 + R1/R2) V. Regulators bb-out and ldo1
23 have a fixed 0.8 V reference and thus output 0.8 * (1 + R1/R2) V. The ldo3
H A Dmp886x.txt10 values R1 and R2 of the feedback voltage divider in kilo ohms.
/f-stack/freebsd/contrib/device-tree/src/arm/
H A Dimx6qdl-gw552x.dtsi285 /* VDD_SOC (1+R1/R2 = 1.635) */
296 /* VDD_1P8 (1+R1/R2 = 2.505): ENET-PHY */
307 /* VDD_ARM (1+R1/R2 = 1.635) */
318 /* VDD_DDR (1+R1/R2 = 2.105) */
329 /* VDD_2P5 (1+R1/R2 = 3.435): PCIe/ENET-PHY */
339 /* VDD_HIGH (1+R1/R2 = 4.17) */
H A Dimx6qdl-gw51xx.dtsi293 /* VDD_SOC (1+R1/R2 = 1.635) */
304 /* VDD_1P8 (1+R1/R2 = 2.505): GPS/VideoIn/ENET-PHY */
315 /* VDD_ARM (1+R1/R2 = 1.635) */
326 /* VDD_DDR (1+R1/R2 = 2.105) */
337 /* VDD_2P5 (1+R1/R2 = 3.435): PCIe/ENET-PHY */
347 /* VDD_HIGH (1+R1/R2 = 4.17) */
H A Dimx6qdl-gw52xx.dtsi364 /* VDD_SOC (1+R1/R2 = 1.635) */
375 /* VDD_1P8 (1+R1/R2 = 2.505): GPS/VideoIn/ENET-PHY */
386 /* VDD_ARM (1+R1/R2 = 1.635) */
397 /* VDD_DDR (1+R1/R2 = 2.105) */
408 /* VDD_2P5 (1+R1/R2 = 3.435): PCIe/ENET-PHY */
426 /* VDD_HIGH (1+R1/R2 = 4.17) */
H A Dimx6qdl-gw53xx.dtsi361 /* VDD_SOC (1+R1/R2 = 1.635) */
372 /* VDD_1P8 (1+R1/R2 = 2.505): GPS/VideoIn/ENET-PHY */
383 /* VDD_ARM (1+R1/R2 = 1.635) */
394 /* VDD_DDR (1+R1/R2 = 2.105) */
405 /* VDD_2P5 (1+R1/R2 = 3.435): PCIe/ENET-PHY */
423 /* VDD_HIGH (1+R1/R2 = 4.17) */
H A Dimx6qdl-gw551x.dtsi354 /* VDD_SOC (1+R1/R2 = 1.635) */
365 /* VDD_DDR (1+R1/R2 = 2.105) */
376 /* VDD_ARM (1+R1/R2 = 1.635) */
387 /* VDD_3P3 (1+R1/R2 = 1.281) */
398 /* VDD_1P8a (1+R1/R2 = 2.505): HDMI In core */
416 /* VDD_HIGH (1+R1/R2 = 4.17) */
H A Dimx6qdl-gw553x.dtsi342 /* VDD_SOC (1+R1/R2 = 1.635) */
353 /* VDD_DDR (1+R1/R2 = 2.105) */
364 /* VDD_ARM (1+R1/R2 = 1.635) */
375 /* VDD_3P3 (1+R1/R2 = 1.281) */
386 /* VDD_1P8a (1+R1/R2 = 2.505): Analog Video Decoder */
404 /* VDD_HIGH (1+R1/R2 = 4.17) */
H A Dimx6qdl-gw5904.dtsi405 /* VDD_SOC (1+R1/R2 = 1.635) */
416 /* VDD_1P8 (1+R1/R2 = 2.505): GbE switch */
427 /* VDD_ARM (1+R1/R2 = 1.635) */
438 /* VDD_DDR (1+R1/R2 = 2.105) */
449 /* VDD_2P5 (1+R1/R2 = 3.435): PCIe/ENET-PHY */
459 /* VDD_HIGH (1+R1/R2 = 4.17) */
H A Dste-href-tvk1281618-r3.dtsi3 * Device Tree for the TVK1281618 R2 UIB
H A Dimx6qdl-gw5903.dtsi374 /* VDD_1P8 (1+R1/R2 = 2.505): Aud/eMMC/microSD/Touch */
385 /* VDD_DDR (1+R1/R2 = 2.105) */
396 /* VDD_ARM (1+R1/R2 = 1.635) */
408 /* VDD_SOC (1+R1/R2 = 1.635) */
420 /* VDD_1P0 (1+R1/R2 = 1.38): */
430 /* VDD_HIGH (1+R1/R2 = 4.17) */
H A Dimx6qdl-gw560x.dtsi487 /* VDD_DDR (1+R1/R2 = 2.105) */
498 /* VDD_ARM (1+R1/R2 = 1.931) */
510 /* VDD_1P8 (1+R1/R2 = 2.505): GPS/VideoIn/ENET-PHY */
521 /* VDD_1P0 (1+R1/R2 = 1.39): PCIe/ENET-PHY */
539 /* VDD_HIGH (1+R1/R2 = 4.17) */
H A Dste-href-tvk1281618-r2.dtsi3 * Device Tree for the TVK1281618 R2 UIB
H A Dat91-sama5d4_ma5d4evk.dts138 /* Actually Ampire 800480R2 */
H A Dmt7623n-bananapi-bpi-r2.dts13 model = "Bananapi BPI-R2";
/f-stack/freebsd/contrib/device-tree/Bindings/sound/
H A Drt5665.txt42 * DMIC R2
H A Drt5659.txt49 * DMIC R2
H A Drt5645.txt50 * DMIC R2
H A Dnvidia,tegra-audio-rt5677.txt51 "DMIC R2", "Internal Mic 2",
/f-stack/freebsd/contrib/libsodium/src/libsodium/crypto_onetimeauth/poly1305/sse2/
H A Dpoly1305_sse2.c46 uint32_t R2[5]; /* 20 bytes */ member
150 R = st->R2; in poly1305_init_ext()
253 T0 = _mm_loadu_si128((const xmmi *) (const void *) &st->R2[0]); in poly1305_blocks()
254 T1 = _mm_cvtsi32_si128(st->R2[4]); in poly1305_blocks()
273 T0 = _mm_loadu_si128((const xmmi *) (const void *) &st->R2[0]); in poly1305_blocks()
274 T1 = _mm_cvtsi32_si128(st->R2[4]); in poly1305_blocks()
/f-stack/freebsd/contrib/device-tree/src/arm64/ti/
H A Dk3-am654-base-board.dts90 AM65X_WKUP_IOPAD(0x0024, PIN_INPUT, 0) /* (R2) MCU_OSPI0_D6 */
/f-stack/freebsd/contrib/edk2/Include/Library/
H A DBaseLib.h69 UINT64 R2; member
/f-stack/freebsd/crypto/openssl/arm/
H A Dpoly1305-armv4.S488 @ H4 = H4*R0 + H3*R1 + H2*R2 + H1*R3 + H0 * R4,

12