Home
last modified time | relevance | path

Searched refs:MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2 (Results 1 – 2 of 2) sorted by relevance

/f-stack/dpdk/drivers/net/bnx2x/
H A Delink.c656 #define MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2 0x8301 macro
4595 {MDIO_WC_DEVAD, MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2, 0x7}, in elink_warpcore_enable_AN_KR()
4621 uint16_t addr = MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2; in elink_warpcore_enable_AN_KR()
4749 {MDIO_WC_DEVAD, MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2, 0x7}, in elink_warpcore_set_10G_KR()
4847 MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2, &val); in elink_warpcore_set_10G_XFI()
4849 MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2, in elink_warpcore_set_10G_XFI()
5117 MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2, &digctrl_kx2); in elink_warpcore_set_sgmii_speed()
5119 MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2, in elink_warpcore_set_sgmii_speed()
5124 MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2, in elink_warpcore_set_sgmii_speed()
5166 {MDIO_WC_DEVAD, MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2, in elink_warpcore_clear_regs()
H A Decore_reg.h5782 #define MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2 0x8301 macro