Home
last modified time | relevance | path

Searched refs:IXGBE_VLVFB (Results 1 – 3 of 3) sorted by relevance

/f-stack/dpdk/drivers/net/ixgbe/base/
H A Dixgbe_common.c4027 bits = IXGBE_READ_REG(hw, IXGBE_VLVFB(vlvf_index * 2 + vind / 32)); in ixgbe_set_vlvf_generic()
4038 !IXGBE_READ_REG(hw, IXGBE_VLVFB(vlvf_index * 2 + 1 - vind / 32))) { in ixgbe_set_vlvf_generic()
4048 IXGBE_WRITE_REG(hw, IXGBE_VLVFB(vlvf_index * 2 + vind / 32), 0); in ixgbe_set_vlvf_generic()
4071 IXGBE_WRITE_REG(hw, IXGBE_VLVFB(vlvf_index * 2 + vind / 32), bits); in ixgbe_set_vlvf_generic()
4094 IXGBE_WRITE_REG(hw, IXGBE_VLVFB(offset * 2), 0); in ixgbe_clear_vfta_generic()
4095 IXGBE_WRITE_REG(hw, IXGBE_VLVFB(offset * 2 + 1), 0); in ixgbe_clear_vfta_generic()
H A Dixgbe_type.h445 #define IXGBE_VLVFB(_i) (0x0F200 + ((_i) * 4)) /* 128 of these (0-127) */ macro
/f-stack/dpdk/drivers/net/ixgbe/
H A Dixgbe_rxtx.c3756 IXGBE_WRITE_REG(hw, IXGBE_VLVFB(i*2), cfg->pool_map[i].pools); in ixgbe_vmdq_dcb_configure()
4387 IXGBE_WRITE_REG(hw, IXGBE_VLVFB(i * 2), in ixgbe_vmdq_rx_hw_configure()
4390 IXGBE_WRITE_REG(hw, IXGBE_VLVFB((i * 2 + 1)), in ixgbe_vmdq_rx_hw_configure()