Searched refs:Global (Results 1 – 25 of 68) sorted by relevance
123
| /f-stack/freebsd/contrib/device-tree/Bindings/arm/marvell/ |
| H A D | marvell,dove.txt | 9 * Global Configuration registers
11 Global Configuration registers of Dove SoC are shared by a syscon node.
15 - reg: base address and size of the Global Configuration registers.
|
| /f-stack/freebsd/contrib/device-tree/Bindings/timer/ |
| H A D | samsung,exynos4210-mct.yaml | 34 0: Global Timer Interrupt 0
35 1: Global Timer Interrupt 1
36 2: Global Timer Interrupt 2
37 3: Global Timer Interrupt 3
47 minItems: 5 # 4 Global + 1 local
48 maxItems: 20 # 4 Global + 16 local
|
| H A D | arm,global_timer.yaml | 7 title: ARM Global Timer
13 Cortex-A9 are often associated with a per-core Global timer.
|
| H A D | marvell,armada-370-xp-timer.txt | 9 - interrupts: Should contain the list of Global Timer interrupts and
12 pair for the Global Timer registers, second pair for the
|
| H A D | snps,archs-gfrc.txt | 1 Synopsys ARC Free Running 64-bit Global Timer for ARC HS CPUs
|
| /f-stack/freebsd/contrib/dev/acpica/components/events/ |
| H A D | evmisc.c | 288 Info->Notify.Global = &AcpiGbl_GlobalNotify[HandlerListId]; in AcpiEvQueueNotifyRequest()
332 if (Info->Notify.Global->Handler) in AcpiEvNotifyDispatch()
334 Info->Notify.Global->Handler (Info->Notify.Node, in AcpiEvNotifyDispatch()
336 Info->Notify.Global->Context); in AcpiEvNotifyDispatch()
|
| /f-stack/freebsd/contrib/device-tree/Bindings/reset/ |
| H A D | qcom,pdc-global.yaml | 7 title: Qualcomm PDC Global
13 The bindings describes the reset-controller found on PDC-Global (Power Domain
|
| H A D | intel,rcu-gw.yaml | 23 description: Global reset register offset and bit offset.
|
| /f-stack/freebsd/contrib/device-tree/src/arm64/socionext/ |
| H A D | uniphier-ld20-global.dts | 3 // Device Tree Source for UniPhier LD20 Global Board
14 model = "UniPhier LD20 Global Board (REF_LD20_GP)";
|
| H A D | uniphier-ld11-global.dts | 3 // Device Tree Source for UniPhier LD11 Global Board
14 model = "UniPhier LD11 Global Board (REF_LD11_GP)";
|
| /f-stack/freebsd/contrib/device-tree/Bindings/iommu/ |
| H A D | mediatek,iommu.txt | 16 gals0-rx gals1-rx (Global Async Local Sync rx)
19 gals0-tx gals1-tx (Global Async Local Sync tx)
52 In some SoCs, there may be a GALS(Global Async Local Sync) module between
|
| /f-stack/freebsd/contrib/device-tree/Bindings/memory-controllers/ |
| H A D | mediatek,smi-common.txt | 37 - "gals0": the path0 clock of GALS(Global Async Local Sync).
38 - "gals1": the path1 clock of GALS(Global Async Local Sync).
|
| H A D | mediatek,smi-larb.txt | 22 - "gals": the clock for GALS(Global Async Local Sync).
|
| /f-stack/freebsd/contrib/device-tree/src/arc/ |
| H A D | skeleton_hs_idu.dtsi | 51 /* 64-bit Global Free Running Counter */
|
| /f-stack/freebsd/contrib/device-tree/Bindings/clock/ |
| H A D | qcom,gcc-qcs404.yaml | 7 title: Qualcomm Global Clock & Reset Controller Bindingfor QCS404
|
| H A D | qcom,gcc-ipq8074.yaml | 7 title: Qualcomm Global Clock & Reset Controller Bindingfor IPQ8074
|
| H A D | qcom,gcc-msm8996.yaml | 7 title: Qualcomm Global Clock & Reset Controller Binding for MSM8996
|
| H A D | qcom,gcc-sm8150.yaml | 7 title: Qualcomm Global Clock & Reset Controller Binding for SM8150
|
| H A D | qcom,gcc-sm8250.yaml | 7 title: Qualcomm Global Clock & Reset Controller Binding for SM8250
|
| H A D | qcom,gcc-sc7180.yaml | 7 title: Qualcomm Global Clock & Reset Controller Binding for SC7180
|
| H A D | qcom,gcc-msm8998.yaml | 7 title: Qualcomm Global Clock & Reset Controller Binding for MSM8998
|
| H A D | qcom,gcc-apq8064.yaml | 7 title: Qualcomm Global Clock & Reset Controller Binding for APQ8064
|
| /f-stack/freebsd/contrib/device-tree/Bindings/arm/msm/ |
| H A D | qcom,kpss-gcc.txt | 1 Krait Processor Sub-system (KPSS) Global Clock Controller (GCC)
|
| /f-stack/freebsd/contrib/device-tree/Bindings/soc/fsl/ |
| H A D | guts.txt | 1 * Global Utilities Block
|
| /f-stack/freebsd/contrib/libsodium/ |
| H A D | libsodium.sln | 8 Global
|
123