Home
last modified time | relevance | path

Searched refs:GENMASK_ULL (Results 1 – 13 of 13) sorted by relevance

/f-stack/dpdk/drivers/raw/ifpga/base/
H A Dopae_spi.h34 #define CTRL_ADDR_MASK GENMASK_ULL(2, 0)
37 #define READ_DATA_MASK GENMASK_ULL(31, 0)
39 #define WRITE_DATA_MASK GENMASK_ULL(31, 0)
140 #define PERI_ID GENMASK_ULL(47, 32)
141 #define SPI_CLK GENMASK_ULL(31, 22)
142 #define SYNC_STAGES GENMASK_ULL(17, 16)
145 #define NUM_SELECT GENMASK_ULL(13, 8)
146 #define DATA_WIDTH GENMASK_ULL(7, 2)
152 #define NIOS_SPI_COMMAND GENMASK_ULL(63, 62)
153 #define NIOS_SPI_ADDR GENMASK_ULL(44, 32)
[all …]
H A Dopae_eth_group.h22 #define INFO_SPEED GENMASK_ULL(23, 16)
25 #define INFO_PHY_NUM GENMASK_ULL(15, 8)
26 #define INFO_GROUP_NUM GENMASK_ULL(7, 0)
29 #define CTRL_CMD GENMASK_ULL(63, 62)
34 #define CTRL_DEV_SELECT GENMASK_ULL(53, 49)
39 #define CTRL_ADDR GENMASK_ULL(47, 32)
41 #define CTRL_WR_DATA GENMASK_ULL(31, 0)
45 #define STAT_RD_DATA GENMASK_ULL(31, 0)
H A Dopae_i2c.h52 #define I2C_CTRL_ADDR_MASK GENMASK_ULL(3, 0)
55 #define I2C_READ_DATA_MASK GENMASK_ULL(31, 0)
57 #define I2C_WRITE_DATA_MASK GENMASK_ULL(31, 0)
H A Dopae_osdep.h47 #ifndef GENMASK_ULL
48 #define GENMASK_ULL(h, l) \ macro
/f-stack/dpdk/drivers/net/nfp/nfpcore/
H A Dnfp_nsp.h12 #define GENMASK_ULL(h, l) \ macro
38 #define NSP_STATUS_MAGIC GENMASK_ULL(63, 48)
39 #define NSP_STATUS_MAJOR GENMASK_ULL(47, 44)
40 #define NSP_STATUS_MINOR GENMASK_ULL(43, 32)
41 #define NSP_STATUS_CODE GENMASK_ULL(31, 16)
42 #define NSP_STATUS_RESULT GENMASK_ULL(15, 8)
46 #define NSP_COMMAND_OPTION GENMASK_ULL(63, 32)
47 #define NSP_COMMAND_CODE GENMASK_ULL(31, 16)
52 #define NSP_BUFFER_CPP GENMASK_ULL(63, 40)
53 #define NSP_BUFFER_PCIE GENMASK_ULL(39, 38)
[all …]
H A Dnfp_nsp_eth.c13 #define GENMASK_ULL(h, l) \ macro
42 #define NSP_ETH_PORT_LANES GENMASK_ULL(3, 0)
43 #define NSP_ETH_PORT_INDEX GENMASK_ULL(15, 8)
44 #define NSP_ETH_PORT_LABEL GENMASK_ULL(53, 48)
45 #define NSP_ETH_PORT_PHYLABEL GENMASK_ULL(59, 54)
55 #define NSP_ETH_STATE_RATE GENMASK_ULL(11, 8)
56 #define NSP_ETH_STATE_INTERFACE GENMASK_ULL(19, 12)
57 #define NSP_ETH_STATE_MEDIA GENMASK_ULL(21, 20)
59 #define NSP_ETH_STATE_ANEG GENMASK_ULL(25, 23)
60 #define NSP_ETH_STATE_FEC GENMASK_ULL(27, 26)
/f-stack/dpdk/drivers/common/octeontx2/
H A Dotx2_common.h48 #ifndef GENMASK_ULL
49 #define GENMASK_ULL(h, l) \ macro
/f-stack/dpdk/drivers/net/ena/base/
H A Dena_eth_com.c503 GENMASK_ULL(io_sq->dma_addr_bits - 1, 32)) >> 32); in ena_com_prepare_tx()
612 ((ena_buf->paddr & GENMASK_ULL(io_sq->dma_addr_bits - 1, 32)) >> 32); in ena_com_add_single_rx_desc()
H A Dena_plat_dpdk.h91 #define GENMASK_ULL(h, l) (((~0ULL) - (1ULL << (l)) + 1) & \ macro
H A Dena_com.c72 if ((addr & GENMASK_ULL(ena_dev->dma_addr_bits - 1, 0)) != addr) { in ena_com_mem_addr_set()
/f-stack/freebsd/contrib/ena-com/
H A Dena_eth_com.c549 GENMASK_ULL(io_sq->dma_addr_bits - 1, 32)) >> 32); in ena_com_prepare_tx()
671 ((ena_buf->paddr & GENMASK_ULL(io_sq->dma_addr_bits - 1, 32)) >> 32); in ena_com_add_single_rx_desc()
H A Dena_plat.h173 #define GENMASK_ULL(h, l) (((~0ULL) << (l)) & (~0ULL >> (64 - 1 - (h)))) macro
H A Dena_com.c108 if ((addr & GENMASK_ULL(ena_dev->dma_addr_bits - 1, 0)) != addr) { in ena_com_mem_addr_set()