Home
last modified time | relevance | path

Searched refs:E1000_RXDCTL (Results 1 – 5 of 5) sorted by relevance

/f-stack/dpdk/drivers/net/e1000/base/
H A De1000_base.c140 rxdctl[i] = E1000_READ_REG(hw, E1000_RXDCTL(i)); in e1000_rx_fifo_flush_base()
141 E1000_WRITE_REG(hw, E1000_RXDCTL(i), in e1000_rx_fifo_flush_base()
149 rx_enabled |= E1000_READ_REG(hw, E1000_RXDCTL(i)); in e1000_rx_fifo_flush_base()
179 E1000_WRITE_REG(hw, E1000_RXDCTL(i), rxdctl[i]); in e1000_rx_fifo_flush_base()
H A De1000_regs.h230 #define E1000_RXDCTL(_n) ((_n) < 4 ? (0x02828 + ((_n) * 0x100)) : \ macro
/f-stack/dpdk/drivers/net/e1000/
H A Dem_rxtx.c1825 rxdctl = E1000_READ_REG(hw, E1000_RXDCTL(0)); in eth_em_rx_init()
1831 E1000_WRITE_REG(hw, E1000_RXDCTL(i), rxdctl); in eth_em_rx_init()
1878 u32 rxdctl = E1000_READ_REG(hw, E1000_RXDCTL(0)); in eth_em_rx_init()
1879 E1000_WRITE_REG(hw, E1000_RXDCTL(0), rxdctl | 3); in eth_em_rx_init()
2078 rxdctl = E1000_READ_REG(hw, E1000_RXDCTL(i)); in e1000_flush_rx_ring()
2088 E1000_WRITE_REG(hw, E1000_RXDCTL(i), rxdctl); in e1000_flush_rx_ring()
H A Digb_rxtx.c2449 rxdctl = E1000_READ_REG(hw, E1000_RXDCTL(rxq->reg_idx)); in eth_igb_rx_init()
2455 E1000_WRITE_REG(hw, E1000_RXDCTL(rxq->reg_idx), rxdctl); in eth_igb_rx_init()
2739 rxdctl = E1000_READ_REG(hw, E1000_RXDCTL(i)); in eth_igbvf_rx_init()
2755 E1000_WRITE_REG(hw, E1000_RXDCTL(i), rxdctl); in eth_igbvf_rx_init()
H A Digb_ethdev.c3188 reg_val = E1000_READ_REG(hw, E1000_RXDCTL(i)); in igbvf_stop_adapter()
3190 E1000_WRITE_REG(hw, E1000_RXDCTL(i), reg_val); in igbvf_stop_adapter()
3191 while (E1000_READ_REG(hw, E1000_RXDCTL(i)) & E1000_RXDCTL_QUEUE_ENABLE) in igbvf_stop_adapter()