Searched refs:CLK_TOP_SYSPLL3_D2 (Results 1 – 13 of 13) sorted by relevance
| /f-stack/freebsd/contrib/device-tree/Bindings/spi/ |
| H A D | spi-mt65xx.txt | 28 - <&topckgen CLK_TOP_SYSPLL3_D2>: specify parent clock 109MHZ. 59 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|
| /f-stack/freebsd/contrib/device-tree/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 43 #define CLK_TOP_SYSPLL3_D2 33 macro
|
| H A D | mt7622-clk.h | 37 #define CLK_TOP_SYSPLL3_D2 25 macro
|
| H A D | mt6797-clk.h | 57 #define CLK_TOP_SYSPLL3_D2 47 macro
|
| H A D | mt6765-clk.h | 46 #define CLK_TOP_SYSPLL3_D2 11 macro
|
| H A D | mt8173-clk.h | 62 #define CLK_TOP_SYSPLL3_D2 52 macro
|
| H A D | mt2712-clk.h | 45 #define CLK_TOP_SYSPLL3_D2 14 macro
|
| H A D | mt2701-clk.h | 23 #define CLK_TOP_SYSPLL3_D2 13 macro
|
| /f-stack/freebsd/contrib/device-tree/src/arm/ |
| H A D | mt2701.dtsi | 343 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>, 403 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>, 416 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|
| H A D | mt7623.dtsi | 511 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>, 590 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>, 604 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|
| H A D | mt7629.dtsi | 282 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|
| /f-stack/freebsd/contrib/device-tree/src/arm64/mediatek/ |
| H A D | mt7622.dtsi | 491 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>, 573 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|
| H A D | mt8173.dtsi | 703 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|