Home
last modified time | relevance | path

Searched refs:CCP_WRITE_REG (Results 1 – 3 of 3) sorted by relevance

/f-stack/dpdk/drivers/crypto/ccp/
H A Dccp_dev.c500 CCP_WRITE_REG(vaddr, CMD_TRNG_CTL_OFFSET, 0x00012D57); in ccp_add_device()
501 CCP_WRITE_REG(vaddr, CMD_CONFIG_0_OFFSET, 0x00000003); in ccp_add_device()
503 CCP_WRITE_REG(vaddr, CMD_AES_MASK_OFFSET, in ccp_add_device()
506 CCP_WRITE_REG(vaddr, CMD_QUEUE_MASK_OFFSET, 0x0000001F); in ccp_add_device()
507 CCP_WRITE_REG(vaddr, CMD_QUEUE_PRIO_OFFSET, 0x00005B6D); in ccp_add_device()
508 CCP_WRITE_REG(vaddr, CMD_CMD_TIMEOUT_OFFSET, 0x00000000); in ccp_add_device()
515 CCP_WRITE_REG(vaddr, CMD_REQID_CONFIG_OFFSET, 0x00001249); in ccp_add_device()
553 CCP_WRITE_REG(cmd_q->reg_base, CMD_Q_CONTROL_BASE, in ccp_add_device()
570 CCP_WRITE_REG(cmd_q->reg_base, CMD_Q_TAIL_LO_BASE, in ccp_add_device()
572 CCP_WRITE_REG(cmd_q->reg_base, CMD_Q_HEAD_LO_BASE, in ccp_add_device()
[all …]
H A Dccp_crypto.c1625 CCP_WRITE_REG(cmd_q->reg_base, CMD_Q_CONTROL_BASE, in ccp_perform_hmac()
1708 CCP_WRITE_REG(cmd_q->reg_base, CMD_Q_CONTROL_BASE, in ccp_perform_hmac()
1798 CCP_WRITE_REG(cmd_q->reg_base, CMD_Q_CONTROL_BASE, in ccp_perform_sha()
1877 CCP_WRITE_REG(cmd_q->reg_base, CMD_Q_CONTROL_BASE, in ccp_perform_sha3_hmac()
1953 CCP_WRITE_REG(cmd_q->reg_base, CMD_Q_CONTROL_BASE, in ccp_perform_sha3_hmac()
2019 CCP_WRITE_REG(cmd_q->reg_base, CMD_Q_CONTROL_BASE, in ccp_perform_sha3()
2361 CCP_WRITE_REG(cmd_q->reg_base, CMD_Q_CONTROL_BASE, in ccp_perform_3des()
2447 CCP_WRITE_REG(cmd_q->reg_base, CMD_Q_CONTROL_BASE, in ccp_perform_aes_gcm()
2489 CCP_WRITE_REG(cmd_q->reg_base, CMD_Q_CONTROL_BASE, in ccp_perform_aes_gcm()
2534 CCP_WRITE_REG(cmd_q->reg_base, CMD_Q_CONTROL_BASE, in ccp_perform_aes_gcm()
[all …]
H A Dccp_dev.h169 #define CCP_WRITE_REG(hw_addr, reg_offset, value) \ macro