Home
last modified time | relevance | path

Searched refs:AL_FIELD_MASK (Results 1 – 12 of 12) sorted by relevance

/f-stack/freebsd/contrib/alpine-hal/
H A Dal_hal_unit_adapter_regs.h187 #define AL_ADAPTER_AXI_MSTR_RD_WR_ERR_ATTR_MSTR_ID_MASK AL_FIELD_MASK(4, 2)
214 #define AL_ADAPTER_AXI_MSTR_TO_WR_MASK AL_FIELD_MASK(31, 16)
216 #define AL_ADAPTER_AXI_MSTR_TO_RD_MASK AL_FIELD_MASK(15, 0)
268 #define AL_ADPTR_GEN_CTL_12_SATA_AWUSER_VAL_MASK AL_FIELD_MASK(15, 0)
270 #define AL_ADPTR_GEN_CTL_12_SATA_AWUSER_SEL_MASK AL_FIELD_MASK(31, 16)
273 #define AL_ADPTR_GEN_CTL_13_SATA_ARUSER_VAL_MASK AL_FIELD_MASK(15, 0)
275 #define AL_ADPTR_GEN_CTL_13_SATA_ARUSER_SEL_MASK AL_FIELD_MASK(31, 16)
283 #define AL_ADPTR_GEN_CTL_14_SATA_VM_ARADDR_SEL_MASK AL_FIELD_MASK(13, 8)
286 #define AL_ADPTR_GEN_CTL_14_SATA_VM_AWADDR_SEL_MASK AL_FIELD_MASK(21, 16)
290 #define AL_ADPTR_GEN_CTL_15_SATA_VM_AWDDR_HI AL_FIELD_MASK(31, 0)
[all …]
H A Dal_hal_pcie_regs.h429 #define PCIE_PORT_GEN3_MAX_FUNC_NUM AL_FIELD_MASK(7, 0)
467 #define RADM_PQ_HCRD_VC0_MASK AL_FIELD_MASK(19, 12)
471 #define RADM_NPQ_HCRD_VC0_MASK AL_FIELD_MASK(19, 12)
475 #define RADM_CPLQ_HCRD_VC0_MASK AL_FIELD_MASK(19, 12)
486 #define PCIE_IATU_CR1_FUNC_NUM_MASK AL_FIELD_MASK(24, 20)
517 #define PCIE_AER_CAP_ID_MASK AL_FIELD_MASK(15, 0)
521 #define PCIE_AER_CAP_VER_MASK AL_FIELD_MASK(19, 16)
570 #define PCIE_AER_MSG_REQID_MASK AL_FIELD_MASK(31, 16)
572 #define PCIE_AER_MSG_TYPE_MASK AL_FIELD_MASK(15, 8)
574 #define PCIE_AER_MSG_RESERVED AL_FIELD_MASK(7, 1)
[all …]
H A Dal_hal_serdes_hssp_internal_regs.h523 #define SERDES_IREG_FLD_RXELECIDLE_SIGDETTHRESH_MASK AL_FIELD_MASK(2, 0)
527 #define SERDES_IREG_FLD_RXLOSDET_THRESH_MASK AL_FIELD_MASK(4, 3)
682 #define SERDES_IREG_FLD_PCS_VPCSIF_OVR_RATE_MASK AL_FIELD_MASK(5, 4)
H A Dal_hal_serdes_internal_regs.h524 #define SERDES_IREG_FLD_RXELECIDLE_SIGDETTHRESH_MASK AL_FIELD_MASK(2, 0)
528 #define SERDES_IREG_FLD_RXLOSDET_THRESH_MASK AL_FIELD_MASK(4, 3)
683 #define SERDES_IREG_FLD_PCS_VPCSIF_OVR_RATE_MASK AL_FIELD_MASK(5, 4)
H A Dal_hal_pcie_axi_reg.h697 #define PCIE_AXI_DEVICE_ID_REG_DEV_ID_MASK AL_FIELD_MASK(31, 16)
701 #define PCIE_AXI_DEVICE_ID_REG_REV_ID_MASK AL_FIELD_MASK(15, 0)
982 #define PCIE_AXI_STATUS_LANE_REQUESTED_SPEED_MASK AL_FIELD_MASK(2, 0)
1024 #define PCIE_AXI_POS_ORDER_9_8 AL_FIELD_MASK(9, 8)
H A Dal_hal_reg_utils.h103 #define AL_FIELD_MASK(msb, lsb) \ macro
H A Dal_hal_udma.h157 #define AL_UDMA_CDESC_BUF2_LEN_MASK AL_FIELD_MASK(29, 16)
H A Dal_hal_serdes_hssp.c3047 (params->ppm_drift_count & AL_FIELD_MASK(7, 0)) >> 0); in al_serdes_sris_config()
3050 (params->ppm_drift_count & AL_FIELD_MASK(15, 8)) >> 8); in al_serdes_sris_config()
3054 (params->ppm_drift_max & AL_FIELD_MASK(7, 0)) >> 0); in al_serdes_sris_config()
3057 (params->ppm_drift_max & AL_FIELD_MASK(15, 8)) >> 8); in al_serdes_sris_config()
3061 (params->synth_ppm_drift_max & AL_FIELD_MASK(7, 0)) >> 0); in al_serdes_sris_config()
3064 (params->synth_ppm_drift_max & AL_FIELD_MASK(15, 8)) >> 8); in al_serdes_sris_config()
H A Dal_hal_serdes_25g.c692 buf[(y * x_samples) + x] |= (data[byte] & AL_FIELD_MASK(msb, lsb) >> lsb); in al_serdes_25g_eye_diag_run()
H A Dal_hal_pcie.c644 AL_FIELD_MASK(26, 25) | AL_FIELD_MASK(31, 28), 0); in al_pcie_port_pf_params_config()
/f-stack/freebsd/contrib/alpine-hal/eth/
H A Dal_hal_eth_main.c3049 AL_REG_FIELD_SET(val, AL_FIELD_MASK(3,0), 0, udma_mask); in al_eth_fwd_mhash_table_set()
3050 AL_REG_FIELD_SET(val, AL_FIELD_MASK(5,4), 4, qid); in al_eth_fwd_mhash_table_set()
4378 #define AL_HAL_ETH_MEDIA_TYPE_MASK (AL_FIELD_MASK(3, 0))
4381 #define AL_HAL_ETH_PHY_ADDR_MASK (AL_FIELD_MASK(9, 5))
4387 #define AL_HAL_ETH_MDIO_FREQ_MASK (AL_FIELD_MASK(15, 14))
4391 #define AL_HAL_ETH_EXT_PHY_IF_MASK (AL_FIELD_MASK(21, 20))
4395 #define AL_HAL_ETH_SERDES_GRP_MASK (AL_FIELD_MASK(26, 25))
4397 #define AL_HAL_ETH_SERDES_LANE_MASK (AL_FIELD_MASK(28, 27))
4399 #define AL_HAL_ETH_REF_CLK_FREQ_MASK (AL_FIELD_MASK(31, 29))
4406 #define AL_HAL_ETH_1G_SPEED_MASK (AL_FIELD_MASK(4, 3))
[all …]
H A Dal_hal_eth.h346 #define AL_ETH_RX_FLAGS_TGTID_MASK AL_FIELD_MASK(15, 0)
361 #define AL_ETH_RX_FLAGS_SW_SRC_PORT_MASK AL_FIELD_MASK(15, 13)
363 #define AL_ETH_RX_FLAGS_LRO_CONTEXT_VAL_MASK AL_FIELD_MASK(10, 3)
365 #define AL_ETH_RX_FLAGS_L4_OFFSET_MASK AL_FIELD_MASK(10, 3)
367 #define AL_ETH_RX_FLAGS_PRIORITY_MASK AL_FIELD_MASK(2, 0)