Home
last modified time | relevance | path

Searched refs:transaction (Results 1 – 8 of 8) sorted by relevance

/dpdk/drivers/net/i40e/base/
H A Di40e_nvm.c1392 u8 module, transaction; in i40e_nvmupd_validate_command() local
1399 transaction = i40e_nvmupd_get_transaction(cmd->config); in i40e_nvmupd_validate_command()
1414 switch (transaction) { in i40e_nvmupd_validate_command()
1450 switch (transaction) { in i40e_nvmupd_validate_command()
1690 u8 module, transaction; in i40e_nvmupd_nvm_read() local
1693 transaction = i40e_nvmupd_get_transaction(cmd->config); in i40e_nvmupd_nvm_read()
1695 last = (transaction == I40E_NVM_LCB) || (transaction == I40E_NVM_SA); in i40e_nvmupd_nvm_read()
1729 u8 module, transaction; in i40e_nvmupd_nvm_erase() local
1734 last = (transaction & I40E_NVM_LCB); in i40e_nvmupd_nvm_erase()
1769 u8 module, transaction; in i40e_nvmupd_nvm_write() local
[all …]
/dpdk/drivers/raw/ifpga/base/
H A Dopae_spi_transaction.c414 unsigned char *transaction = dev->buffer->tran_send; in do_transaction() local
425 p = transaction; in do_transaction()
436 transaction, RESPONSE_LEN, response, in do_transaction()
450 transaction, size, response, in do_transaction()
/dpdk/doc/guides/dmadevs/
H A Ddpaa.rst8 that provide means to initiate a DMA transaction from CPU.
10 in the actual DMA transaction.
/dpdk/doc/guides/rawdevs/
H A Ddpaa2_qdma.rst8 to initiate a DMA transaction from CPU. The initiated DMA is performed
9 without CPU being involved in the actual DMA transaction. This is achieved
/dpdk/doc/guides/rel_notes/
H A Drelease_2_1.rst307 operation inside a hardware memory transaction always aborts the transaction
308 since the CPU is not able to roll-back should the transaction
H A Drelease_18_05.rst253 of initiating a DMA transaction from CPU. The initiated DMA is performed
254 without the CPU being involved in the actual DMA transaction.
H A Drelease_22_03.rst236 without successfully starting the RTM transaction (``_xbegin()`` fails).
/dpdk/doc/guides/nics/
H A Dmlx5.rst586 transaction. This feature would waste PCI bandwidth but could improve
588 read-modify-copy in memory transaction on some architectures. Disabled by