Home
last modified time | relevance | path

Searched refs:sge (Results 1 – 24 of 24) sorted by relevance

/dpdk/drivers/crypto/dpaa2_sec/
H A Ddpaa2_sec_raw_dp.c104 sge++; in build_raw_dp_chain_fd()
118 sge++; in build_raw_dp_chain_fd()
127 sge++; in build_raw_dp_chain_fd()
134 sge++; in build_raw_dp_chain_fd()
150 sge++; in build_raw_dp_chain_fd()
156 sge++; in build_raw_dp_chain_fd()
163 sge++; in build_raw_dp_chain_fd()
274 sge++; in build_raw_dp_aead_fd()
280 sge++; in build_raw_dp_aead_fd()
295 sge++; in build_raw_dp_aead_fd()
[all …]
H A Ddpaa2_sec_dpseci.c149 sge++; in build_proto_compound_sg_fd()
161 sge++; in build_proto_compound_sg_fd()
178 sge++; in build_proto_compound_sg_fd()
386 sge++; in build_authenc_gcm_sg_fd()
395 sge++; in build_authenc_gcm_sg_fd()
402 sge++; in build_authenc_gcm_sg_fd()
418 sge++; in build_authenc_gcm_sg_fd()
553 sge++; in build_authenc_gcm_fd()
568 sge++; in build_authenc_gcm_fd()
695 sge++; in build_authenc_sg_fd()
[all …]
/dpdk/drivers/net/cxgbe/
H A Dsge.c186 const struct sge *s = &adapter->sge; in fl_starving()
587 (u8 *)sgl->sge); in write_sgl()
1531 struct sge *s = &q->adapter->sge; in process_responses()
1725 const struct sge *s = &adap->sge; in cxgbe_sge_fl_buf_size_index()
1763 struct sge *s = &adap->sge; in t4_sge_alloc_rxq()
2026 struct sge *s = &adap->sge; in t4_sge_alloc_eth_txq()
2099 struct sge *s = &adap->sge; in t4_sge_alloc_ctrl_txq()
2287 if (adap->sge.fw_evtq.desc) { in t4_free_sge_resources()
2316 struct sge *s = &adap->sge; in t4_sge_init_soft()
2371 struct sge *s = &adap->sge; in t4_sge_init()
[all …]
H A Dcxgbe_main.c197 struct sge *s = &adapter->sge; in cxgbe_setup_sge_ctrl_txq()
271 struct sge *s = &adapter->sge; in cxgbe_setup_sge_fwevtq()
544 struct sge *s = &adap->sge; in cxgbe_cfg_queue_count()
585 if (adap->sge.ethtxq) { in cxgbe_cfg_queues_free()
586 rte_free(adap->sge.ethtxq); in cxgbe_cfg_queues_free()
587 adap->sge.ethtxq = NULL; in cxgbe_cfg_queues_free()
590 if (adap->sge.ethrxq) { in cxgbe_cfg_queues_free()
591 rte_free(adap->sge.ethrxq); in cxgbe_cfg_queues_free()
592 adap->sge.ethrxq = NULL; in cxgbe_cfg_queues_free()
602 struct sge *s = &adap->sge; in cxgbe_cfg_queues()
[all …]
H A Dcxgbe_ethdev.c127 device_info->max_rx_queues = adapter->sge.max_ethqsets; in cxgbe_dev_info_get()
128 device_info->max_tx_queues = adapter->sge.max_ethqsets; in cxgbe_dev_info_get()
216 struct sge *s = &adapter->sge; in cxgbe_dev_link_update()
252 struct sge *s = &adapter->sge; in cxgbe_dev_set_link_up()
281 struct sge *s = &adapter->sge; in cxgbe_dev_set_link_down()
503 struct sge *s = &adapter->sge; in cxgbe_dev_tx_queue_setup()
611 struct sge *s = &adapter->sge; in cxgbe_dev_rx_queue_setup()
701 struct sge *s = &adapter->sge; in cxgbe_dev_stats_get()
738 struct sge *s = &adapter->sge; in cxgbe_dev_stats_reset()
896 struct sge *s = &adap->sge; in cxgbe_dev_xstats()
H A Dcxgbevf_main.c55 if (adapter->sge.max_ethqsets < adapter->params.nports) { in size_nports_qsets()
58 adapter->sge.max_ethqsets, adapter->params.nports); in size_nports_qsets()
59 adapter->params.nports = adapter->sge.max_ethqsets; in size_nports_qsets()
H A Dcxgbe_filter.c148 iq = adapter->sge.ethrxq[pi->first_rxqset + in get_filter_steerq()
178 ctrlq = &adapter->sge.ctrlq[0]; in set_tcb_field()
189 V_QUEUENO(adapter->sge.fw_evtq.abs_id) | in set_tcb_field()
456 ctrlq = &adapter->sge.ctrlq[port_id]; in cxgbe_del_hash_filter()
474 V_TCB_RSS_INFO(adapter->sge.fw_evtq.abs_id), in cxgbe_del_hash_filter()
614 ctrlq = &adapter->sge.ctrlq[pi->port_id]; in cxgbe_set_hash_filter()
686 ((adapter->sge.fw_evtq.abs_id << 14) | atid), in cxgbe_set_hash_filter()
701 ((adapter->sge.fw_evtq.abs_id << 14) | atid), in cxgbe_set_hash_filter()
757 ctrlq = &adapter->sge.ctrlq[port_id]; in del_filter_wr()
787 ctrlq = &adapter->sge.ctrlq[port_id]; in set_filter_wr()
[all …]
H A Dcxgbevf_ethdev.c41 struct sge *s = &adapter->sge; in cxgbevf_dev_stats_get()
H A Dmeson.build15 'sge.c',
H A Dl2t.c64 ctrlq = &adap->sge.ctrlq[port_id]; in write_l2e()
78 V_TID_QID(adap->sge.fw_evtq.abs_id))); in write_l2e()
H A Dsmt.c38 ctrlq = &adap->sge.ctrlq[port_id]; in write_smt_entry()
99 V_TID_QID(adap->sge.fw_evtq.abs_id))); in write_smt_entry()
H A Dcxgbe_flow.c1134 err = cxgbe_poll_for_completion(&adap->sge.fw_evtq, in __cxgbe_flow_create()
1223 err = cxgbe_poll_for_completion(&adap->sge.fw_evtq, in __cxgbe_flow_destroy()
/dpdk/drivers/net/hinic/base/
H A Dhinic_pmd_wq.c175 void hinic_set_sge(struct hinic_sge *sge, dma_addr_t addr, u32 len) in hinic_set_sge() argument
177 sge->hi_addr = upper_32_bits(addr); in hinic_set_sge()
178 sge->lo_addr = lower_32_bits(addr); in hinic_set_sge()
179 sge->len = len; in hinic_set_sge()
H A Dhinic_pmd_cmdq.h89 struct hinic_sge sge; member
109 struct hinic_sge sge; member
H A Dhinic_pmd_wq.h135 void hinic_set_sge(struct hinic_sge *sge, dma_addr_t addr, u32 len);
H A Dhinic_pmd_cmdq.c233 hinic_set_sge(&sge_resp->sge, buf_out->dma_addr, in cmdq_set_completion()
240 hinic_set_sge(&wqe->buf_desc.sge, buf_in->dma_addr, buf_in->size); in cmdq_set_lcmd_bufdesc()
/dpdk/drivers/net/dpaa2/
H A Ddpaa2_rxtx.c287 struct qbman_sge *sgt, *sge; in eth_sg_fd_to_mbuf() local
299 sge = &sgt[i++]; in eth_sg_fd_to_mbuf()
327 sge = &sgt[i++]; in eth_sg_fd_to_mbuf()
460 sge = &sgt[i]; in eth_mbuf_to_sg_fd()
462 sge->fin_bpid_offset = 0; in eth_mbuf_to_sg_fd()
472 DPAA2_SET_FLE_IVP(sge); in eth_mbuf_to_sg_fd()
478 DPAA2_SET_FLE_IVP(sge); in eth_mbuf_to_sg_fd()
481 DPAA2_SET_FLE_BPID(sge, in eth_mbuf_to_sg_fd()
491 DPAA2_SET_FLE_IVP(sge); in eth_mbuf_to_sg_fd()
500 DPAA2_SET_FLE_IVP(sge); in eth_mbuf_to_sg_fd()
[all …]
/dpdk/drivers/net/cxgbe/base/
H A Dadapter.h274 struct sge { struct
316 struct sge sge; /* associated SGE */ member
H A Dt4_msg.h593 struct ulptx_sge_pair sge[0]; member
H A Dcommon.h227 struct sge_params sge; member
H A Dt4_hw.c5059 page_shift = adapter->params.sge.hps + 10; in t4_bar2_sge_qregs()
5066 adapter->params.sge.eq_qpp : in t4_bar2_sge_qregs()
5067 adapter->params.sge.iq_qpp); in t4_bar2_sge_qregs()
5117 struct sge_params *sge_params = &adapter->params.sge; in t4_init_sge_params()
/dpdk/drivers/net/hinic/
H A Dhinic_pmd_rx.h45 struct hinic_sge sge; member
H A Dhinic_pmd_tx.h72 struct hinic_sge sge; member
H A Dhinic_pmd_rx.c282 hinic_set_sge(&cqe_sect->sge, cqe_dma, rq_ceq_len); in hinic_prepare_rq_wqe()