Home
last modified time | relevance | path

Searched refs:rte_read32 (Results 1 – 25 of 46) sorted by relevance

12

/dpdk/drivers/net/octeontx_ep/
H A Dotx2_ep_vf.c111 reg_val = rte_read32(iq->inst_cnt_reg); in otx2_vf_setup_iq_regs()
169 while ((rte_read32(droq->pkts_credit_reg) != 0ull)) { in otx2_vf_setup_oq_regs()
174 rte_read32(droq->pkts_credit_reg)); in otx2_vf_setup_oq_regs()
177 reg_val = rte_read32(droq->pkts_sent_reg); in otx2_vf_setup_oq_regs()
181 rte_read32(droq->pkts_sent_reg)); in otx2_vf_setup_oq_regs()
183 while (((rte_read32(droq->pkts_sent_reg)) != 0ull)) { in otx2_vf_setup_oq_regs()
184 reg_val = rte_read32(droq->pkts_sent_reg); in otx2_vf_setup_oq_regs()
189 rte_read32(droq->pkts_sent_reg)); in otx2_vf_setup_oq_regs()
H A Dotx_ep_vf.c124 reg_val = rte_read32(iq->inst_cnt_reg); in otx_ep_setup_iq_regs()
184 while ((rte_read32(droq->pkts_credit_reg) != 0ull)) { in otx_ep_setup_oq_regs()
189 rte_read32(droq->pkts_credit_reg)); in otx_ep_setup_oq_regs()
192 reg_val = rte_read32(droq->pkts_sent_reg); in otx_ep_setup_oq_regs()
196 rte_read32(droq->pkts_sent_reg)); in otx_ep_setup_oq_regs()
198 while (((rte_read32(droq->pkts_sent_reg)) != 0ull)) { in otx_ep_setup_oq_regs()
199 reg_val = rte_read32(droq->pkts_sent_reg); in otx_ep_setup_oq_regs()
/dpdk/drivers/dma/dpaa/
H A Ddpaa_qdma.h107 #define QDMA_IN(addr) be32_to_cpu(rte_read32(addr))
109 #define QDMA_IN_BE(addr) rte_read32(addr)
112 #define QDMA_IN(addr) rte_read32(addr)
/dpdk/drivers/raw/ntb/
H A Dntb_hw_intel.c94 reg_val = rte_read32(hw->hw_addr + XEON_GEN4_PPD1_OFFSET); in intel_ntb4_check_ppd()
323 ntb_ctrl = rte_read32(reg_addr); in intel_ntb_gen3_set_link()
360 ppd0 = rte_read32(reg_addr); in intel_ntb_gen4_set_link()
365 ppd0 = rte_read32(reg_addr); in intel_ntb_gen4_set_link()
372 ntb_ctrl = rte_read32(reg_addr); in intel_ntb_gen4_set_link()
428 spad_v = rte_read32(reg_addr); in intel_ntb_spad_read()
/dpdk/drivers/net/enic/
H A Denic_compat.h48 return rte_read32(addr); in ioread32()
68 return rte_read32(addr); in readl()
/dpdk/drivers/net/dpaa2/
H A Ddpaa2_recycle.c412 sd_cfg = rte_read32(&gur_base->rcwsr[FSL_LS_SRDS1_REGSR - 1]) & in ls_mac_serdes_lpbk_support()
416 sd_cfg = rte_read32(&gur_base->rcwsr[FSL_LS_SRDS2_REGSR - 1]) & in ls_mac_serdes_lpbk_support()
475 sd_cfg = rte_read32(&gur_base->rcwsr[FSL_LX_SRDS1_REGSR - 1]) & in lx_mac_serdes_lpbk_support()
479 sd_cfg = rte_read32(&gur_base->rcwsr[FSL_LX_SRDS2_REGSR - 1]) & in lx_mac_serdes_lpbk_support()
564 data = rte_read32(reg); in ls_serdes_eth_lpbk()
599 data = rte_read32(reg); in lx_serdes_eth_lpbk()
/dpdk/drivers/net/fm10k/base/
H A Dfm10k_osdep.h61 #define FM10K_READ_REG(hw, reg) rte_read32(((hw)->hw_addr + (reg)))
65 #define FM10K_PCI_REG(reg) rte_read32(reg)
/dpdk/lib/eal/include/generic/
H A Drte_io.h175 rte_read32(const volatile void *addr);
338 rte_read32(const volatile void *addr) in rte_read32() function
/dpdk/drivers/net/liquidio/base/
H A Dlio_hw_defs.h206 uint32_t val = rte_read32(_dev->hw_addr + _reg_off); \
234 rte_read32((lio_dev)->hw_addr + (reg_off))
/dpdk/drivers/net/igc/base/
H A Digc_osdep.h81 #define IGC_PCI_REG(reg) rte_read32(reg)
119 rte_read32(IGC_PCI_REG_ADDR((hw), (reg)))
/dpdk/drivers/net/ionic/
H A Dionic_osdep.h43 #define ioread32(reg) rte_read32(rte_le_to_cpu_32(reg))
/dpdk/drivers/net/atlantic/
H A Datl_hw_regs.c36 return rte_le_to_cpu_32(rte_read32((u8 *)hw->mmio + reg)); in aq_hw_read_reg()
/dpdk/drivers/net/enetfec/
H A Denet_rxtx.c105 (rte_read32(&ebdp->bd_esc) & in enetfec_recv_pkts()
121 if ((rte_read32(&ebdp->bd_esc) & in enetfec_recv_pkts()
H A Denet_ethdev.c70 val = rte_read32((uint8_t *)fep->hw_baseaddr_v + ENETFEC_RACC); in enetfec_restart()
214 rte_write32(rte_read32((uint8_t *)fep->hw_baseaddr_v + ENETFEC_ECR) in enetfec_disable()
261 tmp = rte_read32((uint8_t *)fep->hw_baseaddr_v + ENETFEC_RCR); in enetfec_promiscuous_enable()
519 if (rte_read32(&bdp->bd_bufaddr) > 0) in enetfec_rx_queue_setup()
H A Denet_ethdev.h46 #define readl(p) rte_read32(p)
/dpdk/drivers/vdpa/ifc/base/
H A Difcvf_osdep.h26 #define IFCVF_READ_REG32(reg) rte_read32(reg)
/dpdk/drivers/raw/ifpga/base/osdep_rte/
H A Dosdep_generic.h26 #define opae_readl(addr) rte_read32(addr)
/dpdk/drivers/net/axgbe/
H A Daxgbe_common.h1485 rte_read32((uint8_t *)((_pdata)->xgmac_regs) + (_reg))
1510 rte_read32((uint8_t *)((_pdata)->xgmac_regs) + \
1536 rte_read32((uint8_t *)((_channel)->dma_regs) + (_reg))
1574 rte_read32((uint8_t *)((_pdata)->xpcs_regs) + (_off))
1676 rte_read32((uint8_t *)((_pdata)->xprop_regs) + (_reg))
1710 rte_read32((uint8_t *)((_pdata)->xi2c_regs) + (_reg))
/dpdk/lib/eal/arm/include/
H A Drte_io_64.h122 rte_read32(const volatile void *addr) in rte_read32() function
/dpdk/drivers/event/dlb2/pf/base/
H A Ddlb2_osdep.h26 #define DLB2_PCI_REG_READ(addr) rte_read32((void *)addr)
/dpdk/drivers/crypto/virtio/
H A Dvirtio_pci.c95 features_lo = rte_read32(&hw->common_cfg->device_feature); in modern_get_features()
98 features_hi = rte_read32(&hw->common_cfg->device_feature); in modern_get_features()
/dpdk/drivers/common/qat/qat_adf/
H A Dadf_transport_access_macros.h17 rte_read32((((uint8_t *)csrAddr) + csrOffset))
/dpdk/drivers/net/e1000/base/
H A De1000_osdep.h71 #define E1000_PCI_REG(reg) rte_read32(reg)
/dpdk/drivers/net/ixgbe/base/
H A Dixgbe_osdep.h104 #define IXGBE_PCI_REG(reg) rte_read32(reg)
/dpdk/drivers/net/bnxt/
H A Dbnxt_ethdev.c3480 ns = rte_le_to_cpu_32(rte_read32((uint8_t *)bp->bar0 + in bnxt_cc_read()
3492 fifo = rte_le_to_cpu_32(rte_read32((uint8_t *)bp->bar0 + in bnxt_get_tx_ts()
3497 fifo = rte_le_to_cpu_32(rte_read32((uint8_t *)bp->bar0 + in bnxt_get_tx_ts()
3499 *ts = rte_le_to_cpu_32(rte_read32((uint8_t *)bp->bar0 + in bnxt_get_tx_ts()
3520 fifo = rte_le_to_cpu_32(rte_read32((uint8_t *)bp->bar0 + in bnxt_clr_rx_ts()
3525 fifo = rte_le_to_cpu_32(rte_read32((uint8_t *)bp->bar0 + in bnxt_clr_rx_ts()
3547 fifo = rte_le_to_cpu_32(rte_read32((uint8_t *)bp->bar0 + in bnxt_get_rx_ts()
3556 fifo = rte_le_to_cpu_32(rte_read32((uint8_t *)bp->bar0 + in bnxt_get_rx_ts()
3561 *ts = rte_le_to_cpu_32(rte_read32((uint8_t *)bp->bar0 + in bnxt_get_rx_ts()
4474 val = rte_le_to_cpu_32(rte_read32((uint8_t *)bp->bar0 + in bnxt_read_fw_status_reg()
[all …]

12