Home
last modified time | relevance | path

Searched refs:rings (Results 1 – 25 of 35) sorted by relevance

12

/dpdk/drivers/event/octeontx/
H A Dtimvf_probe.c33 struct timvf_res rings[TIM_MAX_RINGS]; member
45 if (tdev.rings[i].domain != global_domain) in timvf_get_ring()
47 if (tdev.rings[i].in_use) in timvf_get_ring()
50 tdev.rings[i].in_use = true; in timvf_get_ring()
51 return tdev.rings[i].vfid; in timvf_get_ring()
64 if (tdev.rings[i].domain != global_domain) in timvf_release_ring()
66 if (tdev.rings[i].vfid == tim_ring_id) in timvf_release_ring()
67 tdev.rings[i].in_use = false; in timvf_release_ring()
84 if (tdev.rings[i].vfid == vfid) in timvf_bar()
85 res = &tdev.rings[i]; in timvf_bar()
[all …]
/dpdk/doc/guides/eventdevs/
H A Dcnxk.rst40 - Up to 256 TIM rings a.k.a event timer adapters.
41 - Up to 8 rings traversed in parallel.
145 - ``TIM limit max rings reserved``
148 rings i.e. event timer adapter reserved on probe. Since, TIM rings are HW
150 rings.
158 When using multiple TIM rings the ``tim_ring_ctl`` devargs can be used to
159 control each TIM rings internal parameters uniquely. The following dict
H A Dsw.rst101 the events waiting in the ingress rings only once per call. The default
104 * ``deq_burst`` is the burst size used to dequeue from the port rings.
/dpdk/doc/guides/nics/
H A Dmemif.rst79 message. Same behavior applies to rings. Client sends 'add ring' message
83 server maps regions to its address space, initializes rings and responds with
101 Regions contain rings and buffers. Rings and buffers can also be separated into multiple
102 regions. For no-zero-copy, rings and buffers are stored inside single memory
110 | C2S rings | S2C rings | packet buffer 0 | . | pb ((1 << pmd->run.log2_ring_size)*(c2s + s2c))-1 |
125 Descriptors are assigned packet buffers in order of rings creation. If we have one ring
187 Region 0 is created by memif driver and contains rings. Client interface exposes DPDK memory (memse…
196 | C2S rings | S2C rings |
H A Dpcap_ring.rst269 For the rings-based PMD, this functionality could be used, for example,
270 to allow data exchange between cores using rings to be done in exactly the
309 … one may want to have inter-core communication using pseudo Ethernet devices rather than raw rings,
312 … and dequeuing items from an rte_ring using the rings-based PMD may be slower than using the nativ…
H A Denetc.rst66 - The probe function will set the basic device registers and also setups BD rings.
H A Denetfec.rst79 - The probe function will set the basic device registers and also setups BD rings.
H A Dfm10k.rst50 For Vector RX it is assumed that the number of descriptor rings will be a power
H A Dvmxnet3.rst48 The rings are read by the PMD in the next transmit routine call and the buffers and descriptors are…
H A Daf_xdp.rst162 the AF_XDP rings being assigned by the kernel in the primary process only.
H A Dqede.rst104 - For better performance, it is recommended to use 4K or higher RX/TX rings.
H A Dena.rst72 The SQs and CQs are implemented as descriptor rings in contiguous
/dpdk/doc/guides/testpmd_app_ug/
H A Drun_app.rst95 Enable NUMA-aware allocation of RX/TX rings and of RX memory buffers
100 Disable NUMA-aware allocation of RX/TX rings and of RX memory buffers (mbufs).
108 Specify the socket on which the TX/RX rings for the port will be allocated.
278 Set the number of descriptors in the RX rings to N, where N > 0.
288 Set the number of descriptors in the TX rings to N, where N > 0.
328 Set the prefetch threshold register of RX rings to N, where N >= 0.
333 Set the host threshold register of RX rings to N, where N >= 0.
343 Set the write-back threshold register of RX rings to N, where N >= 0.
348 Set the prefetch threshold register of TX rings to N, where N >= 0.
353 Set the host threshold register of TX rings to N, where N >= 0.
[all …]
/dpdk/doc/guides/sample_app_ug/
H A Dqos_scheduler.rst78 * A = Size (in number of buffer descriptors) of each of the NIC RX rings read
81 * B = Size (in number of elements) of each of the software rings used
84 * C = Size (in number of buffer descriptors) of each of the NIC TX rings written
91 * B = I/O RX lcore write burst size to the output software rings,
92 … worker lcore read burst size from input software rings,QoS enqueue size (the default value is 64)
H A Dmulti_process.rst124 Once the rings and memory pools are all available in both the primary and secondary processes,
220 giving the secondary process access to the hardware and software rings for each network port.
296 Instead, handles to all needed rings and memory pools are obtained via calls to rte_ring_lookup() a…
302 distributing those packets to the client queues (software rings, one for each client process) in ro…
303 On the client side, the packets are read from the rings in as big of bursts as possible, then route…
H A Dntb.rst63 Set the transmit free threshold of TX rings to N, where 0 <= N <=
H A Dvmdq_forwarding.rst110 the initialization of the port's RX and TX hardware rings is performed similarly to that
H A Dvmdq_dcb_forwarding.rst130 the initialization of the port's RX and TX hardware rings is performed similarly to that
/dpdk/doc/guides/prog_guide/
H A Doverview.rst24 Longest Prefix Match (LPM) and rings libraries are also provided.
34 a pipeline model may also be used by passing packets or messages between cores via the rings.
H A Ddmadev.rst109 their own application-defined rings.
H A Dring_lib.rst46 * Having many rings costs more in terms of memory than a linked list queue. An empty ring contain…
78 It is not possible to create two rings with the same name (rte_ring_create() returns NULL if this i…
H A Dpoll_mode_drv.rst42 Received packets are exchanged between logical cores through rings.
56 …iate, asynchronous communication should be introduced as much as possible through the use of rings.
105 This applies in particular to buffer allocators used to populate NIC rings, which provide functions…
/dpdk/doc/guides/cryptodevs/
H A Dmvsam.rst86 insmod crypto_safexcel.ko rings=0,0
/dpdk/doc/guides/faq/
H A Dfaq.rst119 Therefore, packet buffers and descriptor rings are allocated from both memory domains, thus incurri…
/dpdk/doc/guides/howto/
H A Ddebug_troubleshoot.rst426 via user-defined custom rings.

12