Home
last modified time | relevance | path

Searched refs:reta_conf (Results 1 – 25 of 50) sorted by relevance

12

/dpdk/drivers/net/mlx5/
H A Dmlx5_rss.c162 struct rte_eth_rss_reta_entry64 *reta_conf, in mlx5_dev_rss_reta_query() argument
176 reta_conf[idx].reta[i % RTE_ETH_RETA_GROUP_SIZE] = in mlx5_dev_rss_reta_query()
197 struct rte_eth_rss_reta_entry64 *reta_conf, in mlx5_dev_rss_reta_update() argument
216 if (((reta_conf[idx].mask >> pos) & 0x1) == 0) in mlx5_dev_rss_reta_update()
218 MLX5_ASSERT(reta_conf[idx].reta[pos] < priv->rxqs_n); in mlx5_dev_rss_reta_update()
219 (*priv->reta_idx)[i] = reta_conf[idx].reta[pos]; in mlx5_dev_rss_reta_update()
/dpdk/examples/ip_pipeline/
H A Dlink.c72 struct rte_eth_rss_reta_entry64 reta_conf[RETA_CONF_SIZE]; in rss_setup() local
77 memset(reta_conf, 0, sizeof(reta_conf)); in rss_setup()
80 reta_conf[i / RTE_ETH_RETA_GROUP_SIZE].mask = UINT64_MAX; in rss_setup()
87 reta_conf[reta_id].reta[reta_pos] = in rss_setup()
93 reta_conf, in rss_setup()
/dpdk/drivers/net/null/
H A Drte_eth_null.c64 struct rte_eth_rss_reta_entry64 reta_conf[RTE_ETH_RSS_RETA_SIZE_128 / member
383 struct rte_eth_rss_reta_entry64 *reta_conf, uint16_t reta_size) in eth_rss_reta_update() argument
395 internal->reta_conf[i].mask = reta_conf[i].mask; in eth_rss_reta_update()
397 if ((reta_conf[i].mask >> j) & 0x01) in eth_rss_reta_update()
398 internal->reta_conf[i].reta[j] = reta_conf[i].reta[j]; in eth_rss_reta_update()
408 struct rte_eth_rss_reta_entry64 *reta_conf, uint16_t reta_size) in eth_rss_reta_query() argument
421 if ((reta_conf[i].mask >> j) & 0x01) in eth_rss_reta_query()
422 reta_conf[i].reta[j] = internal->reta_conf[i].reta[j]; in eth_rss_reta_query()
552 internals->reta_size = RTE_DIM(internals->reta_conf) * RTE_ETH_RETA_GROUP_SIZE; in eth_dev_null_create()
/dpdk/drivers/net/ena/
H A Dena_rss.c66 struct rte_eth_rss_reta_entry64 *reta_conf, in ena_rss_reta_update() argument
76 if (reta_size == 0 || reta_conf == NULL) in ena_rss_reta_update()
100 if (TEST_BIT(reta_conf[conf_idx].mask, idx)) { in ena_rss_reta_update()
102 ENA_IO_RXQ_IDX(reta_conf[conf_idx].reta[idx]); in ena_rss_reta_update()
129 struct rte_eth_rss_reta_entry64 *reta_conf, in ena_rss_reta_query() argument
139 if (reta_size == 0 || reta_conf == NULL) in ena_rss_reta_query()
159 if (TEST_BIT(reta_conf[reta_conf_idx].mask, reta_idx)) in ena_rss_reta_query()
160 reta_conf[reta_conf_idx].reta[reta_idx] = in ena_rss_reta_query()
H A Dena_ethdev.h320 struct rte_eth_rss_reta_entry64 *reta_conf,
323 struct rte_eth_rss_reta_entry64 *reta_conf,
/dpdk/app/test/
H A Dtest_link_bonding_rssconf.c55 struct rte_eth_rss_reta_entry64 reta_conf[512 / RTE_ETH_RETA_GROUP_SIZE]; member
214 struct rte_eth_rss_reta_entry64 reta_conf[512/RTE_ETH_RETA_GROUP_SIZE]; in reta_set() local
219 reta_conf[i].mask = ~0LL; in reta_set()
221 reta_conf[i].reta[j] = value; in reta_set()
224 return rte_eth_dev_rss_reta_update(port_id, reta_conf, reta_size); in reta_set()
242 if (port->reta_conf[index].reta[shift] != in reta_check_synced()
276 port->reta_conf[j].mask = ~0LL; in slave_reta_fetch()
279 port->reta_conf, port->dev_info.reta_size), in slave_reta_fetch()
/dpdk/drivers/net/hns3/
H A Dhns3_rss.c454 struct rte_eth_rss_reta_entry64 *reta_conf, in hns3_dev_rss_reta_update() argument
477 if (reta_conf[idx].reta[shift] >= hw->alloc_rss_size) { in hns3_dev_rss_reta_update()
481 reta_conf[idx].reta[shift], in hns3_dev_rss_reta_update()
486 if (reta_conf[idx].mask & (1ULL << shift)) in hns3_dev_rss_reta_update()
487 indirection_tbl[i] = reta_conf[idx].reta[shift]; in hns3_dev_rss_reta_update()
510 struct rte_eth_rss_reta_entry64 *reta_conf, in hns3_dev_rss_reta_query() argument
529 if (reta_conf[idx].mask & (1ULL << shift)) in hns3_dev_rss_reta_query()
530 reta_conf[idx].reta[shift] = in hns3_dev_rss_reta_query()
H A Dhns3_rss.h98 struct rte_eth_rss_reta_entry64 *reta_conf,
101 struct rte_eth_rss_reta_entry64 *reta_conf,
/dpdk/examples/pipeline/
H A Dobj.c154 struct rte_eth_rss_reta_entry64 reta_conf[RETA_CONF_SIZE]; in rss_setup() local
159 memset(reta_conf, 0, sizeof(reta_conf)); in rss_setup()
162 reta_conf[i / RTE_ETH_RETA_GROUP_SIZE].mask = UINT64_MAX; in rss_setup()
169 reta_conf[reta_id].reta[reta_pos] = in rss_setup()
175 reta_conf, in rss_setup()
/dpdk/drivers/net/ionic/
H A Dionic_ethdev.c37 struct rte_eth_rss_reta_entry64 *reta_conf, uint16_t reta_size);
39 struct rte_eth_rss_reta_entry64 *reta_conf, uint16_t reta_size);
523 struct rte_eth_rss_reta_entry64 *reta_conf, in ionic_dev_rss_reta_update() argument
552 if (reta_conf[i].mask & ((uint64_t)1 << j)) { in ionic_dev_rss_reta_update()
554 lif->rss_ind_tbl[index] = reta_conf[i].reta[j]; in ionic_dev_rss_reta_update()
564 struct rte_eth_rss_reta_entry64 *reta_conf, in ionic_dev_rss_reta_query() argument
591 memcpy(reta_conf->reta, in ionic_dev_rss_reta_query()
594 reta_conf++; in ionic_dev_rss_reta_query()
/dpdk/drivers/net/nfp/
H A Dnfp_common.c1006 struct rte_eth_rss_reta_entry64 *reta_conf, in nfp_net_rss_reta_write() argument
1030 mask = (uint8_t)((reta_conf[idx].mask >> shift) & 0xF); in nfp_net_rss_reta_write()
1046 reta |= reta_conf[idx].reta[shift + j] << (8 * j); in nfp_net_rss_reta_write()
1057 struct rte_eth_rss_reta_entry64 *reta_conf, in nfp_net_reta_update() argument
1068 ret = nfp_net_rss_reta_write(dev, reta_conf, reta_size); in nfp_net_reta_update()
1083 struct rte_eth_rss_reta_entry64 *reta_conf, in nfp_net_reta_query() argument
1111 mask = (uint8_t)((reta_conf[idx].mask >> shift) & 0xF); in nfp_net_reta_query()
1121 reta_conf[idx].reta[shift + j] = in nfp_net_reta_query()
H A Dnfp_common.h386 struct rte_eth_rss_reta_entry64 *reta_conf,
389 struct rte_eth_rss_reta_entry64 *reta_conf,
/dpdk/drivers/net/liquidio/
H A Dlio_ethdev.c478 struct rte_eth_rss_reta_entry64 *reta_conf, in lio_dev_rss_reta_update() argument
524 if ((reta_conf[i].mask) & ((uint64_t)1 << j)) { in lio_dev_rss_reta_update()
526 rss_state->itable[index] = reta_conf[i].reta[j]; in lio_dev_rss_reta_update()
551 struct rte_eth_rss_reta_entry64 *reta_conf, in lio_dev_rss_reta_query() argument
568 memcpy(reta_conf->reta, in lio_dev_rss_reta_query()
571 reta_conf++; in lio_dev_rss_reta_query()
1064 struct rte_eth_rss_reta_entry64 reta_conf[8]; in lio_dev_rss_configure() local
1083 memset(reta_conf, 0, sizeof(reta_conf)); in lio_dev_rss_configure()
1091 reta_conf[conf_idx].reta[reta_idx] = q_idx; in lio_dev_rss_configure()
1092 reta_conf[conf_idx].mask |= ((uint64_t)1 << reta_idx); in lio_dev_rss_configure()
[all …]
/dpdk/drivers/net/bonding/
H A Drte_eth_bond_pmd.c1855 &internals->reta_conf[0], in slave_start()
3078 internals->reta_conf[i].mask = reta_conf[i].mask; in bond_ethdev_rss_reta_update()
3080 if ((reta_conf[i].mask >> j) & 0x01) in bond_ethdev_rss_reta_update()
3081 internals->reta_conf[i].reta[j] = reta_conf[i].reta[j]; in bond_ethdev_rss_reta_update()
3086 memcpy(&internals->reta_conf[i], &internals->reta_conf[0], in bond_ethdev_rss_reta_update()
3087 sizeof(internals->reta_conf[0]) * reta_count); in bond_ethdev_rss_reta_update()
3093 &internals->reta_conf[0], slave_reta_size); in bond_ethdev_rss_reta_update()
3114 if ((reta_conf[i].mask >> j) & 0x01) in bond_ethdev_rss_reta_query()
3115 reta_conf[i].reta[j] = internals->reta_conf[i].reta[j]; in bond_ethdev_rss_reta_query()
3638 internals->reta_conf[i].mask = ~0LL; in bond_ethdev_configure()
[all …]
/dpdk/drivers/net/netvsc/
H A Dhn_ethdev.c294 struct rte_eth_rss_reta_entry64 *reta_conf, in hn_rss_reta_update() argument
313 if (reta_conf[idx].mask & mask) in hn_rss_reta_update()
314 hv->rss_ind[i] = reta_conf[idx].reta[shift]; in hn_rss_reta_update()
331 return hn_vf_reta_hash_update(dev, reta_conf, reta_size); in hn_rss_reta_update()
335 struct rte_eth_rss_reta_entry64 *reta_conf, in hn_rss_reta_query() argument
353 if (reta_conf[idx].mask & mask) in hn_rss_reta_query()
354 reta_conf[idx].reta[shift] = hv->rss_ind[i]; in hn_rss_reta_query()
/dpdk/drivers/net/cnxk/
H A Dcnxk_ethdev_ops.c845 struct rte_eth_rss_reta_entry64 *reta_conf, in cnxk_nix_reta_update() argument
865 if ((reta_conf[i].mask >> j) & 0x01) in cnxk_nix_reta_update()
866 reta[idx] = reta_conf[i].reta[j]; in cnxk_nix_reta_update()
879 struct rte_eth_rss_reta_entry64 *reta_conf, in cnxk_nix_reta_query() argument
901 if ((reta_conf[i].mask >> j) & 0x01) in cnxk_nix_reta_query()
902 reta_conf[i].reta[j] = reta[idx]; in cnxk_nix_reta_query()
/dpdk/drivers/net/ngbe/
H A Dngbe_ethdev.h335 struct rte_eth_rss_reta_entry64 *reta_conf,
338 struct rte_eth_rss_reta_entry64 *reta_conf,
/dpdk/drivers/net/enic/
H A Denic_ethdev.c764 *reta_conf, in enicpmd_dev_rss_reta_query()
780 if (reta_conf[idx].mask & (1ULL << shift)) in enicpmd_dev_rss_reta_query()
781 reta_conf[idx].reta[shift] = enic_sop_rq_idx_to_rte_idx( in enicpmd_dev_rss_reta_query()
790 *reta_conf, in enicpmd_dev_rss_reta_update()
812 if (reta_conf[idx].mask & (1ULL << shift)) in enicpmd_dev_rss_reta_update()
815 reta_conf[idx].reta[shift]); in enicpmd_dev_rss_reta_update()
/dpdk/drivers/net/qede/
H A Dqede_ethdev.c1053 struct rte_eth_rss_reta_entry64 reta_conf[2]; in qede_config_rss() local
1070 memset(reta_conf, 0, sizeof(reta_conf)); in qede_config_rss()
1072 reta_conf[i / RTE_ETH_RETA_GROUP_SIZE].mask = UINT64_MAX; in qede_config_rss()
1078 reta_conf[id].reta[pos] = q; in qede_config_rss()
1080 if (qede_rss_reta_update(eth_dev, &reta_conf[0], in qede_config_rss()
2213 struct rte_eth_rss_reta_entry64 *reta_conf, in qede_rss_reta_update() argument
2251 if (reta_conf[idx].mask & (1ULL << shift)) { in qede_rss_reta_update()
2252 entry = reta_conf[idx].reta[shift]; in qede_rss_reta_update()
2278 struct rte_eth_rss_reta_entry64 *reta_conf, in qede_rss_reta_query() argument
2295 if (reta_conf[idx].mask & (1ULL << shift)) { in qede_rss_reta_query()
[all …]
/dpdk/drivers/net/atlantic/
H A Datl_ethdev.c103 struct rte_eth_rss_reta_entry64 *reta_conf,
106 struct rte_eth_rss_reta_entry64 *reta_conf,
1815 struct rte_eth_rss_reta_entry64 *reta_conf, in atl_reta_update() argument
1823 cf->aq_rss.indirection_table[i] = min(reta_conf->reta[i], in atl_reta_update()
1832 struct rte_eth_rss_reta_entry64 *reta_conf, in atl_reta_query() argument
1839 reta_conf->reta[i] = cf->aq_rss.indirection_table[i]; in atl_reta_query()
1840 reta_conf->mask = ~0U; in atl_reta_query()
/dpdk/drivers/net/ice/
H A Dice_dcf_ethdev.c1165 struct rte_eth_rss_reta_entry64 *reta_conf, in ice_dcf_dev_rss_reta_update() argument
1195 if (reta_conf[idx].mask & (1ULL << shift)) in ice_dcf_dev_rss_reta_update()
1196 lut[i] = reta_conf[idx].reta[shift]; in ice_dcf_dev_rss_reta_update()
1211 struct rte_eth_rss_reta_entry64 *reta_conf, in ice_dcf_dev_rss_reta_query() argument
1231 if (reta_conf[idx].mask & (1ULL << shift)) in ice_dcf_dev_rss_reta_query()
1232 reta_conf[idx].reta[shift] = hw->rss_lut[i]; in ice_dcf_dev_rss_reta_query()
/dpdk/drivers/net/igc/
H A Digc_ethdev.c227 struct rte_eth_rss_reta_entry64 *reta_conf,
230 struct rte_eth_rss_reta_entry64 *reta_conf,
2237 struct rte_eth_rss_reta_entry64 *reta_conf, in eth_igc_rss_reta_update() argument
2260 mask = (uint8_t)((reta_conf[idx].mask >> shift) & in eth_igc_rss_reta_update()
2280 (uint8_t)reta_conf[idx].reta[shift + j]; in eth_igc_rss_reta_update()
2293 struct rte_eth_rss_reta_entry64 *reta_conf, in eth_igc_rss_reta_query() argument
2316 mask = (uint8_t)((reta_conf[idx].mask >> shift) & in eth_igc_rss_reta_query()
2330 reta_conf[idx].reta[shift + j] = reta.bytes[j]; in eth_igc_rss_reta_query()
/dpdk/drivers/net/axgbe/
H A Daxgbe_ethdev.c67 struct rte_eth_rss_reta_entry64 *reta_conf,
70 struct rte_eth_rss_reta_entry64 *reta_conf,
510 struct rte_eth_rss_reta_entry64 *reta_conf, in axgbe_dev_rss_reta_update() argument
530 if ((reta_conf[idx].mask & (1ULL << shift)) == 0) in axgbe_dev_rss_reta_update()
532 pdata->rss_table[i] = reta_conf[idx].reta[shift]; in axgbe_dev_rss_reta_update()
542 struct rte_eth_rss_reta_entry64 *reta_conf, in axgbe_dev_rss_reta_query() argument
561 if ((reta_conf[idx].mask & (1ULL << shift)) == 0) in axgbe_dev_rss_reta_query()
563 reta_conf[idx].reta[shift] = pdata->rss_table[i]; in axgbe_dev_rss_reta_query()
/dpdk/drivers/net/iavf/
H A Diavf_ethdev.c117 struct rte_eth_rss_reta_entry64 *reta_conf,
120 struct rte_eth_rss_reta_entry64 *reta_conf,
1427 struct rte_eth_rss_reta_entry64 *reta_conf, in iavf_dev_rss_reta_update() argument
1458 if (reta_conf[idx].mask & (1ULL << shift)) in iavf_dev_rss_reta_update()
1459 lut[i] = reta_conf[idx].reta[shift]; in iavf_dev_rss_reta_update()
1474 struct rte_eth_rss_reta_entry64 *reta_conf, in iavf_dev_rss_reta_query() argument
1495 if (reta_conf[idx].mask & (1ULL << shift)) in iavf_dev_rss_reta_query()
1496 reta_conf[idx].reta[shift] = vf->rss_lut[i]; in iavf_dev_rss_reta_query()
/dpdk/drivers/net/cxgbe/
H A Dcxgbe_ethdev.c1231 struct rte_eth_rss_reta_entry64 *reta_conf, in cxgbe_dev_rss_reta_update() argument
1253 if (!(reta_conf[idx].mask & (1ULL << shift))) in cxgbe_dev_rss_reta_update()
1256 rss[i] = reta_conf[idx].reta[shift]; in cxgbe_dev_rss_reta_update()
1268 struct rte_eth_rss_reta_entry64 *reta_conf, in cxgbe_dev_rss_reta_query() argument
1284 if (!(reta_conf[idx].mask & (1ULL << shift))) in cxgbe_dev_rss_reta_query()
1287 reta_conf[idx].reta[shift] = pi->rss[i]; in cxgbe_dev_rss_reta_query()

12