| /dpdk/examples/pipeline/examples/ |
| H A D | registers.cli | 5 ; ./build/examples/dpdk-pipeline -l0-1 -- -s ./examples/pipeline/examples/registers.cli
26 pipeline PIPELINE0 build ./examples/pipeline/examples/registers.spec
|
| /dpdk/drivers/net/avp/ |
| H A D | avp_ethdev.c | 671 if (registers == NULL) in avp_dev_interrupt_handler()
679 RTE_PTR_ADD(registers, in avp_dev_interrupt_handler()
685 RTE_PTR_ADD(registers, in avp_dev_interrupt_handler()
703 RTE_PTR_ADD(registers, in avp_dev_interrupt_handler()
729 if (registers == NULL) in avp_dev_enable_interrupts()
742 RTE_PTR_ADD(registers, RTE_AVP_INTERRUPT_MASK_OFFSET)); in avp_dev_enable_interrupts()
754 if (registers == NULL) in avp_dev_disable_interrupts()
759 RTE_PTR_ADD(registers, RTE_AVP_INTERRUPT_MASK_OFFSET)); in avp_dev_disable_interrupts()
799 if (registers == NULL) in avp_dev_migration_pending()
802 value = AVP_READ32(RTE_PTR_ADD(registers, in avp_dev_migration_pending()
[all …]
|
| /dpdk/doc/guides/nics/ |
| H A D | enetc.rst | 63 - Driver registers the device vendor table in PCI subsystem.
66 - The probe function will set the basic device registers and also setups BD rings.
|
| H A D | fm10k.rst | 152 are read from the hardware registers when ``rte_eth_stats_get()`` or
153 ``rte_eth_xstats_get()`` is called. The packet counting registers are 32 bits
154 while the byte counting registers are 48 bits. As a result, the statistics must
|
| H A D | enetfec.rst | 77 - ENETFEC driver registers the device in virtual device driver.
79 - The probe function will set the basic device registers and also setups BD rings.
|
| H A D | nfb.rst | 136 RX threshold registers: pthresh=0 hthresh=0 wthresh=0
138 TX threshold registers: pthresh=0 hthresh=0 wthresh=0
|
| H A D | softnic.rst | 176 RX threshold registers: pthresh=8 hthresh=8 wthresh=0
180 TX threshold registers: pthresh=32 hthresh=0 wthresh=0
186 RX threshold registers: pthresh=0 hthresh=0 wthresh=0
190 TX threshold registers: pthresh=0 hthresh=0 wthresh=0
|
| H A D | ena.rst | 15 minimal set of memory mapped registers and an extendable command set
41 ENA device memory-mapped PCIe space for registers (MMIO registers)
|
| H A D | pcap_ring.rst | 242 RX threshold registers: pthresh=8 hthresh=8 wthresh=4
244 TX threshold registers: pthresh=36 hthresh=0 wthresh=0
|
| H A D | ixgbe.rst | 208 cause registers on hardware to count to the maximum value, and "stick" at
211 In order to avoid statistic registers every reaching the maximum value,
|
| H A D | cnxk.rst | 97 RX threshold registers: pthresh=0 hthresh=0 wthresh=0
101 TX threshold registers: pthresh=0 hthresh=0 wthresh=0
|
| H A D | features.rst | 769 Supports retrieving device registers and registering attributes (number of
770 registers and register size).
|
| /dpdk/drivers/net/igc/base/ |
| H A D | README | 24 - Some registers are used by the base codes but not defined in the base
|
| /dpdk/doc/guides/rawdevs/ |
| H A D | ntb.rst | 14 Also, the PMD allows to use doorbell registers to notify the peer and share
15 some information by using scratchpad registers.
|
| /dpdk/doc/guides/prog_guide/ |
| H A D | bpf_lib.rst | 39 packet. Registers ``R1-R5`` are scratch registers
|
| H A D | profile_app.rst | 113 registers state.
|
| H A D | rawdev.rst | 78 * It is assumed above that DrvB is a PCI type driver which registers itself
|
| H A D | graph_lib.rst | 99 It is the name of the node. When a node registers to graph library, the library
132 * The library registers the node by invoking RTE_NODE_REGISTER on library load
|
| H A D | poll_mode_drv.rst | 98 …antage of burst-oriented hardware features (prefetch data in cache, use of NIC head/tail registers)
180 All that is required is the mapping address of the device PCI registers to implement the configurat…
184 …ifier, the PCI device identifier, the mapping address of the PCI device registers, and the name of…
205 * The values of the Prefetch, Host and Write-Back threshold registers of the transmit queue
|
| H A D | packet_classif_access_ctrl.rst | 386 flows in parallel. Uses 256-bit width SIMD registers.
390 flows in parallel. Uses 512-bit width SIMD registers.
|
| /dpdk/doc/guides/sample_app_ug/ |
| H A D | link_status_intr.rst | 15 The Link Status Interrupt sample application registers a user space callback for the link status in…
115 The public interface rte_eth_link_get() accesses the NIC registers directly to update the link stat…
140 The application registers the lsi_event_callback and a NULL parameter to the link status interrupt …
|
| H A D | service_cores.rst | 12 This sample application registers 5 dummy services. These 5 services are used
|
| /dpdk/doc/guides/rel_notes/ |
| H A D | release_16_04.rst | 149 * Use RX control AQ commands to read/write RX control registers.
151 * Expose registers for HASH/FD input set configuring.
162 * **Added dump of i40e registers and EEPROM.**
336 * **i40e: Fixed failure of reading/writing RX control registers.**
338 Fixed i40e issue of failing to read/write rx control registers when
|
| H A D | release_2_2.rst | 104 * Added FortPark specific registers
304 For DH89XXCC_SGMII, a write flush leaves registers of this device trashed
308 wait at least 3ms before reading any registers. Remove this condition since
|
| H A D | release_19_05.rst | 93 * Added support of per-process device registers. Reserving identical VA space
107 * Added support of per-process device registers. Reserving identical VA space
|