Home
last modified time | relevance | path

Searched refs:reg_idx (Results 1 – 21 of 21) sorted by relevance

/dpdk/drivers/net/igc/
H A Digc_txrx.c1119 IGC_WRITE_REG(hw, IGC_RDLEN(rxq->reg_idx), in igc_rx_init()
1122 IGC_WRITE_REG(hw, IGC_RDBAH(rxq->reg_idx), in igc_rx_init()
1124 IGC_WRITE_REG(hw, IGC_RDBAL(rxq->reg_idx), in igc_rx_init()
1279 IGC_WRITE_REG(hw, IGC_RDH(rxq->reg_idx), 0); in igc_rx_init()
1361 rxq->reg_idx = queue_idx; in eth_igc_rx_queue_setup()
2014 txq->reg_idx = queue_idx; in eth_igc_tx_queue_setup()
2169 IGC_WRITE_REG(hw, IGC_TDLEN(txq->reg_idx), in igc_tx_init()
2172 IGC_WRITE_REG(hw, IGC_TDBAH(txq->reg_idx), in igc_tx_init()
2174 IGC_WRITE_REG(hw, IGC_TDBAL(txq->reg_idx), in igc_tx_init()
2178 IGC_WRITE_REG(hw, IGC_TDT(txq->reg_idx), 0); in igc_tx_init()
[all …]
/dpdk/drivers/net/ngbe/
H A Dngbe_rxtx.c2926 wr32(hw, NGBE_RXBAL(rxq->reg_idx), in ngbe_dev_rx_init()
2928 wr32(hw, NGBE_RXBAH(rxq->reg_idx), in ngbe_dev_rx_init()
2930 wr32(hw, NGBE_RXRP(rxq->reg_idx), 0); in ngbe_dev_rx_init()
2931 wr32(hw, NGBE_RXWP(rxq->reg_idx), 0); in ngbe_dev_rx_init()
3018 wr32(hw, NGBE_TXBAL(txq->reg_idx), in ngbe_dev_tx_init()
3020 wr32(hw, NGBE_TXBAH(txq->reg_idx), in ngbe_dev_tx_init()
3025 wr32(hw, NGBE_TXRP(txq->reg_idx), 0); in ngbe_dev_tx_init()
3026 wr32(hw, NGBE_TXWP(txq->reg_idx), 0); in ngbe_dev_tx_init()
3063 wr32m(hw, NGBE_TXCFG(txq->reg_idx), in ngbe_dev_rxtx_start()
3174 wr32(hw, NGBE_RXRP(rxq->reg_idx), 0); in ngbe_dev_rx_queue_start()
[all …]
H A Dngbe_rxtx.h267 uint16_t reg_idx; /**< RX queue register index */ member
344 uint16_t reg_idx; /**< Tx queue register index */ member
H A Dngbe_ethdev.c572 rxbal = rd32(hw, NGBE_RXBAL(rxq->reg_idx)); in ngbe_vlan_strip_queue_set()
573 rxbah = rd32(hw, NGBE_RXBAH(rxq->reg_idx)); in ngbe_vlan_strip_queue_set()
574 rxcfg = rd32(hw, NGBE_RXCFG(rxq->reg_idx)); in ngbe_vlan_strip_queue_set()
589 wr32(hw, NGBE_RXBAL(rxq->reg_idx), rxbal); in ngbe_vlan_strip_queue_set()
590 wr32(hw, NGBE_RXBAH(rxq->reg_idx), rxbah); in ngbe_vlan_strip_queue_set()
591 wr32(hw, NGBE_RXCFG(rxq->reg_idx), rxcfg); in ngbe_vlan_strip_queue_set()
/dpdk/drivers/net/e1000/
H A Digb_rxtx.c2382 E1000_WRITE_REG(hw, E1000_RDLEN(rxq->reg_idx), in eth_igb_rx_init()
2385 E1000_WRITE_REG(hw, E1000_RDBAH(rxq->reg_idx), in eth_igb_rx_init()
2434 E1000_WRITE_REG(hw, E1000_SRRCTL(rxq->reg_idx), srrctl); in eth_igb_rx_init()
2437 rxdctl = E1000_READ_REG(hw, E1000_RXDCTL(rxq->reg_idx)); in eth_igb_rx_init()
2518 E1000_DVMOLR(rxq->reg_idx)); in eth_igb_rx_init()
2534 E1000_DVMOLR(rxq->reg_idx)); in eth_igb_rx_init()
2561 E1000_WRITE_REG(hw, E1000_RDH(rxq->reg_idx), 0); in eth_igb_rx_init()
2590 E1000_WRITE_REG(hw, E1000_TDLEN(txq->reg_idx), in eth_igb_tx_init()
2593 E1000_WRITE_REG(hw, E1000_TDBAH(txq->reg_idx), in eth_igb_tx_init()
2598 E1000_WRITE_REG(hw, E1000_TDT(txq->reg_idx), 0); in eth_igb_tx_init()
[all …]
/dpdk/drivers/net/ixgbe/
H A Dixgbe_rxtx.c4965 IXGBE_READ_REG(hw, IXGBE_EITR(rxq->reg_idx)); in ixgbe_set_rsc()
5016 ixgbe_set_ivar(dev, rxq->reg_idx, i, 0); in ixgbe_set_rsc()
5122 IXGBE_WRITE_REG(hw, IXGBE_RDBAL(rxq->reg_idx), in ixgbe_dev_rx_init()
5124 IXGBE_WRITE_REG(hw, IXGBE_RDBAH(rxq->reg_idx), in ixgbe_dev_rx_init()
5126 IXGBE_WRITE_REG(hw, IXGBE_RDLEN(rxq->reg_idx), in ixgbe_dev_rx_init()
5248 IXGBE_DCA_TXCTRL(txq->reg_idx)); in ixgbe_dev_tx_init()
5261 IXGBE_DCA_TXCTRL_82599(txq->reg_idx)); in ixgbe_dev_tx_init()
5516 IXGBE_TXDCTL(txq->reg_idx)); in ixgbe_dev_tx_queue_start()
5552 IXGBE_TDH(txq->reg_idx)); in ixgbe_dev_tx_queue_stop()
5554 IXGBE_TDT(txq->reg_idx)); in ixgbe_dev_tx_queue_stop()
[all …]
H A Dixgbe_rxtx.h126 uint16_t reg_idx; /**< RX queue register index. */ member
225 uint16_t reg_idx; /**< TX queue register index. */ member
H A Dixgbe_ethdev.c2126 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(rxq->reg_idx)); in ixgbe_vlan_hw_strip_config()
2134 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(rxq->reg_idx), ctrl); in ixgbe_vlan_hw_strip_config()
/dpdk/drivers/net/txgbe/
H A Dtxgbe_rxtx.c2363 TXGBE_TXWP(txq->reg_idx)); in txgbe_dev_tx_queue_setup()
2365 TXGBE_TXCFG(txq->reg_idx)); in txgbe_dev_tx_queue_setup()
4148 rd32(hw, TXGBE_RXCFG(rxq->reg_idx)); in txgbe_set_rsc()
4152 rd32(hw, TXGBE_ITR(rxq->reg_idx)); in txgbe_set_rsc()
4364 wr32(hw, TXGBE_RXBAL(rxq->reg_idx), in txgbe_dev_rx_init()
4366 wr32(hw, TXGBE_RXBAH(rxq->reg_idx), in txgbe_dev_rx_init()
4457 wr32(hw, TXGBE_TXBAL(txq->reg_idx), in txgbe_dev_tx_init()
4459 wr32(hw, TXGBE_TXBAH(txq->reg_idx), in txgbe_dev_tx_init()
4505 wr32m(hw, TXGBE_TXCFG(txq->reg_idx), in txgbe_dev_rxtx_start()
4630 wr32(hw, TXGBE_RXRP(rxq->reg_idx), 0); in txgbe_dev_rx_queue_start()
[all …]
H A Dtxgbe_rxtx.h303 uint16_t reg_idx; /**< RX queue register index. */ member
390 uint16_t reg_idx; /**< TX queue register index. */ member
H A Dtxgbe_ethdev.c994 rxbal = rd32(hw, TXGBE_RXBAL(rxq->reg_idx)); in txgbe_vlan_strip_queue_set()
995 rxbah = rd32(hw, TXGBE_RXBAH(rxq->reg_idx)); in txgbe_vlan_strip_queue_set()
996 rxcfg = rd32(hw, TXGBE_RXCFG(rxq->reg_idx)); in txgbe_vlan_strip_queue_set()
1011 wr32(hw, TXGBE_RXBAL(rxq->reg_idx), rxbal); in txgbe_vlan_strip_queue_set()
1012 wr32(hw, TXGBE_RXBAH(rxq->reg_idx), rxbah); in txgbe_vlan_strip_queue_set()
1013 wr32(hw, TXGBE_RXCFG(rxq->reg_idx), rxcfg); in txgbe_vlan_strip_queue_set()
/dpdk/drivers/net/ice/
H A Dice_rxtx.c369 err = ice_clear_rxq_ctx(hw, rxq->reg_idx); in ice_program_hw_rx_queue()
375 err = ice_write_rxq_ctx(hw, &rx_ctx, rxq->reg_idx); in ice_program_hw_rx_queue()
611 err = ice_switch_rx_queue(hw, rxq->reg_idx, true); in ice_rx_queue_start()
778 err = ice_clear_rxq_ctx(hw, rxq->reg_idx); in ice_fdir_program_hw_rx_queue()
826 err = ice_switch_rx_queue(hw, rxq->reg_idx, true); in ice_fdir_rx_queue_start()
986 q_ids[0] = txq->reg_idx; in ice_tx_queue_stop()
1045 q_ids[0] = txq->reg_idx; in ice_fdir_tx_queue_stop()
1112 rxq->reg_idx = vsi->base_queue + queue_idx; in ice_rx_queue_setup()
1358 txq->reg_idx = vsi->base_queue + queue_idx; in ice_tx_queue_setup()
2262 txq->reg_idx = pf->fdir.fdir_vsi->base_queue; in ice_fdir_setup_tx_resources()
[all …]
H A Dice_rxtx.h81 uint16_t reg_idx; /* RX queue register index */ member
134 uint16_t reg_idx; member
/dpdk/drivers/net/i40e/
H A Di40e_pf.c578 uint32_t reg, reg_idx; in i40e_pf_config_irq_link_list() local
584 reg_idx = I40E_VPINT_LNKLST0(vf->vf_idx); in i40e_pf_config_irq_link_list()
586 reg_idx = I40E_VPINT_LNKLSTN( in i40e_pf_config_irq_link_list()
591 I40E_WRITE_REG(hw, reg_idx, in i40e_pf_config_irq_link_list()
633 I40E_WRITE_REG(hw, reg_idx, reg); in i40e_pf_config_irq_link_list()
637 reg_idx = I40E_QINT_RQCTL(qid); in i40e_pf_config_irq_link_list()
641 reg_idx = I40E_QINT_TQCTL(qid); in i40e_pf_config_irq_link_list()
658 I40E_WRITE_REG(hw, reg_idx, reg); in i40e_pf_config_irq_link_list()
H A Di40e_rxtx.c1713 err = i40e_switch_rx_queue(hw, rxq->reg_idx, TRUE); in i40e_dev_rx_queue_start()
1964 uint16_t reg_idx, base, bsf, tc_mapping; in i40e_dev_rx_queue_setup() local
1977 reg_idx = vsi->base_queue + q_offset; in i40e_dev_rx_queue_setup()
2007 rxq->reg_idx = reg_idx; in i40e_dev_rx_queue_setup()
2280 uint16_t reg_idx, i, base, bsf, tc_mapping; in i40e_dev_tx_queue_setup() local
2293 reg_idx = vsi->base_queue + q_offset; in i40e_dev_tx_queue_setup()
2425 txq->reg_idx = reg_idx; in i40e_dev_tx_queue_setup()
2798 uint16_t pf_q = txq->reg_idx; in i40e_tx_queue_init()
2933 uint16_t pf_q = rxq->reg_idx; in i40e_rx_queue_init()
3086 txq->reg_idx = pf->fdir.fdir_vsi->base_queue; in i40e_fdir_setup_tx_resources()
[all …]
H A Di40e_rxtx.h111 uint16_t reg_idx; /**< RX queue register index */ member
162 uint16_t reg_idx; member
H A Di40e_fdir.c131 err = i40e_clear_lan_rx_queue_context(hw, rxq->reg_idx); in i40e_fdir_rx_queue_init()
136 err = i40e_set_lan_rx_queue_context(hw, rxq->reg_idx, &rx_ctx); in i40e_fdir_rx_queue_init()
H A Di40e_ethdev.c11142 uint32_t reg_idx, arr_idx, arr_idx2, reg_offset; in i40e_get_regs() local
11152 reg_idx = 0; in i40e_get_regs()
11153 while (i40e_regs_adminq[reg_idx].name) { in i40e_get_regs()
11154 reg_info = &i40e_regs_adminq[reg_idx++]; in i40e_get_regs()
11168 reg_idx = 0; in i40e_get_regs()
11169 while (i40e_regs_others[reg_idx].name) { in i40e_get_regs()
11170 reg_info = &i40e_regs_others[reg_idx++]; in i40e_get_regs()
/dpdk/drivers/net/qede/
H A Dqede_debug.c1720 u8 reg_idx, num_attn_regs; in qed_grc_clear_all_prty() local
1732 for (reg_idx = 0; reg_idx < num_attn_regs; reg_idx++) { in qed_grc_clear_all_prty()
1734 &attn_reg_arr[reg_idx]; in qed_grc_clear_all_prty()
2262 u8 storm_id, reg_idx, num_attn_regs; in qed_grc_dump_modified_regs() local
2280 for (reg_idx = 0; reg_idx < num_attn_regs; reg_idx++) { in qed_grc_dump_modified_regs()
2282 &attn_reg_arr[reg_idx]; in qed_grc_dump_modified_regs()
5373 u8 reg_idx, num_attn_regs, num_result_regs = 0; in qed_dbg_read_attn() local
5388 for (reg_idx = 0; reg_idx < num_attn_regs; reg_idx++) { in qed_dbg_read_attn()
5389 const struct dbg_attn_reg *reg_data = &attn_reg_arr[reg_idx]; in qed_dbg_read_attn()
/dpdk/drivers/net/ice/base/
H A Dice_parser_rt.c446 static u16 _reg_bit_sel(struct ice_parser_rt *rt, int reg_idx, in _reg_bit_sel() argument
455 ice_memcpy(bit_sel.b, &rt->gpr[reg_idx + start / 16], 4, in _reg_bit_sel()
/dpdk/drivers/net/qede/base/
H A Decore_attn_values.h14 u16 reg_idx; /* Index of this register in its block */ member