Home
last modified time | relevance | path

Searched refs:readl (Results 1 – 13 of 13) sorted by relevance

/dpdk/drivers/net/pfe/
H A Dpfe_hal.c140 u32 ecr = readl(base + EMAC_ECNTRL_REG) & ~EMAC_ECNTRL_SPEED; in gemac_set_speed()
171 writel(readl(base + EMAC_RCNTRL_REG) | EMAC_RCNTRL_DRT, (base in gemac_set_duplex()
174 writel(readl(base + EMAC_TCNTRL_REG) | EMAC_TCNTRL_FDEN, base in gemac_set_duplex()
188 u32 val = readl(base + EMAC_RCNTRL_REG); in gemac_set_mode()
350 writel((readl(base + EMAC_RCNTRL_REG) & PFE_MTU_RESET_MASK) in gemac_enable_1536_rx()
372 writel((readl(base + EMAC_RCNTRL_REG) & PFE_MTU_RESET_MASK) in gemac_set_rx()
408 writel(readl(base + EMAC_RCNTRL_REG) | EMAC_RCNTRL_FCE, in gemac_enable_pause_rx()
418 writel(readl(base + EMAC_RCNTRL_REG) & ~EMAC_RCNTRL_FCE, in gemac_disable_pause_rx()
447 u32 val = readl(base + EMAC_ECNTRL_REG); in gemac_set_wol()
602 hif_int = readl(HIF_INT_ENABLE); in hif_tx_disable()
[all …]
H A Dpfe_hif.c62 if (readl(&desc->data)) { in pfe_hif_release_buffers()
309 if (readl(&desc->ctrl) & CL_DESC_OWN) { in client_put_rxpacket()
490 if (readl(&desc->ctrl) & CL_DESC_OWN) { in client_ack_txpacket()
491 writel((readl(&desc->ctrl) & ~CL_DESC_OWN), &desc->ctrl); in client_ack_txpacket()
520 if (readl(&desc->ctrl) & BD_CTRL_DESC_EN) in __hif_tx_done_process()
722 ddr_ptr = (void *)(size_t)readl(BMU2_BASE_ADDR + BMU_ALLOC_CTRL); in send_dummy_pkt_to_hif()
726 lmem_ptr = (void *)(size_t)readl(BMU1_BASE_ADDR + BMU_ALLOC_CTRL); in send_dummy_pkt_to_hif()
765 rx_status = readl(HIF_RX_STATUS); in pfe_hif_rx_idle()
772 if (readl(HIF_RX_STATUS) & BDP_CSR_RX_DMA_ACTV) in pfe_hif_rx_idle()
H A Dpfe_ethdev.c161 writel(readl(HIF_INT_ENABLE) | HIF_RXPKT_INT, HIF_INT_ENABLE); in pfe_recv_pkts_on_intr()
1046 PFE_PMD_INFO("CLASS version: %x", readl(CLASS_VERSION)); in pmd_pfe_probe()
1047 PFE_PMD_INFO("TMU version: %x", readl(TMU_VERSION)); in pmd_pfe_probe()
1049 PFE_PMD_INFO("BMU1 version: %x", readl(BMU1_BASE_ADDR + BMU_VERSION)); in pmd_pfe_probe()
1050 PFE_PMD_INFO("BMU2 version: %x", readl(BMU2_BASE_ADDR + BMU_VERSION)); in pmd_pfe_probe()
1052 PFE_PMD_INFO("EGPI1 version: %x", readl(EGPI1_BASE_ADDR + GPI_VERSION)); in pmd_pfe_probe()
1053 PFE_PMD_INFO("EGPI2 version: %x", readl(EGPI2_BASE_ADDR + GPI_VERSION)); in pmd_pfe_probe()
1054 PFE_PMD_INFO("HGPI version: %x", readl(HGPI_BASE_ADDR + GPI_VERSION)); in pmd_pfe_probe()
1056 PFE_PMD_INFO("HIF version: %x", readl(HIF_VERSION)); in pmd_pfe_probe()
1057 PFE_PMD_INFO("HIF NOPCY version: %x", readl(HIF_NOCPY_VERSION)); in pmd_pfe_probe()
/dpdk/drivers/net/hinic/base/
H A Dhinic_compat.h152 static inline u32 readl(const volatile void *addr) in readl() function
158 #define __raw_readl(reg) readl((reg))
H A Dhinic_pmd_hwif.h83 return be32_to_cpu(readl(hwif->cfg_regs_base + reg)); in hinic_hwif_read_reg()
H A Dhinic_pmd_hwif.c286 mask_bits = readl(hwif->intr_regs_base + offset); in hinic_set_msix_state()
/dpdk/drivers/common/iavf/
H A Diavf_osdep.h90 readl(volatile void *addr) in readl() function
120 #define rd32(a, reg) readl((a)->hw_addr + (reg))
/dpdk/drivers/raw/ifpga/base/
H A Difpga_compat.h25 #define readl(addr) opae_readl(addr) macro
/dpdk/drivers/net/enic/
H A Denic_compat.h66 static inline unsigned int readl(volatile void __iomem *addr) in readl() function
/dpdk/drivers/net/enic/base/
H A Dvnic_dev.h25 return ((uint64_t)readl((char *)reg + 0x4UL) << 32) | in readq()
26 (uint64_t)readl(reg); in readq()
/dpdk/drivers/net/enetfec/
H A Denet_ethdev.h46 #define readl(p) rte_read32(p) macro
/dpdk/drivers/net/ice/base/
H A Dice_osdep.h97 readl(volatile void *addr) in readl() function
127 #define rd32(a, reg) readl((a)->hw_addr + (reg))
/dpdk/drivers/net/pfe/base/
H A Dpfe.h99 #define readl(p) (*(const volatile unsigned int *)(p)) macro