| /dpdk/drivers/net/thunderx/ |
| H A D | meson.build | 19 if cc.has_argument('-fno-prefetch-loop-arrays') 20 cflags += '-fno-prefetch-loop-arrays'
|
| /dpdk/lib/ip_frag/ |
| H A D | rte_ip_frag_common.c | 17 uint32_t prefetch) in rte_ip_frag_free_death_row() argument 21 k = RTE_MIN(prefetch, dr->cnt); in rte_ip_frag_free_death_row()
|
| H A D | rte_ip_frag.h | 233 uint32_t prefetch);
|
| /dpdk/drivers/net/ixgbe/base/ |
| H A D | ixgbe_osdep.h | 102 #define prefetch(x) rte_prefetch0(x) macro
|
| /dpdk/doc/guides/eventdevs/ |
| H A D | cnxk.rst | 82 CN10K supports multiple getwork prefetch modes, by default the prefetch
|
| /dpdk/drivers/net/txgbe/base/ |
| H A D | txgbe_osdep.h | 158 #define prefetch(x) rte_prefetch0(x) macro
|
| /dpdk/drivers/net/ngbe/base/ |
| H A D | ngbe_osdep.h | 161 #define prefetch(x) rte_prefetch0(x) macro
|
| /dpdk/doc/guides/sample_app_ug/ |
| H A D | qos_scheduler.rst | 102 * A = RX prefetch threshold (the default value is 8) 110 * A = TX prefetch threshold (the default value is 36)
|
| /dpdk/drivers/net/ena/base/ |
| H A D | ena_plat_dpdk.h | 278 #define prefetch(x) rte_prefetch0(x) macro
|
| /dpdk/doc/api/ |
| H A D | doxy-api-index.md | 85 [cache prefetch] (@ref rte_prefetch.h),
|
| /dpdk/doc/guides/prog_guide/ |
| H A D | qos_framework.rst | 407 The workaround is to prefetch the required data structures in advance. The prefetch operation has a… 408 the processor should not attempt to access the data structure currently under prefetch, so the proc… 434 #. Identify the next active pipe using the bitmap scan operation, *prefetch* pipe. 438 *prefetch* queue pointers for all the 16 queues of the current pipe. 440 #. *Read* next element from the current WRR queue and *prefetch* its packet descriptor. 447 The strategy of hiding the latency of the prefetch operations is to switch from the current pipe (i… 448 (in grinder B) immediately after a prefetch is issued for the current pipe. 449 This gives enough time to the prefetch operation to complete before the execution switches back to …
|
| H A D | packet_framework.rst | 505 so given enough time for the prefetch to complete, 514 By using prefetch instructions, the latency of memory read accesses is hidden, 518 enough work is created to allow the prefetch instructions to complete successfully (before the pref… 1174 …ory access operations such as packet I/O and table lookup to allow the memory prefetch to complete.
|
| H A D | graph_lib.rst | 298 3. while n_left_from > 0 (i.e packets left to be sent) prefetch next pkt_set
|
| H A D | poll_mode_drv.rst | 98 …x_burst function to take advantage of burst-oriented hardware features (prefetch data in cache, us…
|
| /dpdk/doc/guides/rel_notes/ |
| H A D | release_20_11.rst | 19 * **Added prefetch with intention to write APIs.** 21 Added new prefetch function variants e.g. ``rte_prefetch0_write``, 22 which allow the programmer to prefetch a cache line and also indicate 27 Added a hardware hint CLDEMOTE, which is similar to prefetch in reverse.
|
| /dpdk/doc/guides/testpmd_app_ug/ |
| H A D | run_app.rst | 328 Set the prefetch threshold register of RX rings to N, where N >= 0. 348 Set the prefetch threshold register of TX rings to N, where N >= 0.
|
| H A D | testpmd_funcs.rst | 2355 * ``txpt:`` Set the prefetch threshold register of the TX rings, 0 <= value <= 255. 2361 * ``rxpt:`` Set the prefetch threshold register of the RX rings, 0 <= value <= 255.
|
| /dpdk/doc/guides/nics/ |
| H A D | mlx4.rst | 325 5. Verify IO non-posted prefetch is disabled by default. This can be checked
|
| H A D | mlx5.rst | 1195 6. Verify IO non-posted prefetch is disabled by default. This can be checked
|
| /dpdk/lib/pipeline/ |
| H A D | rte_swx_pipeline.c | 10577 int prefetch = 0, idx_imm = 0, src_imm = 0; in instr_reg_export() local 10582 prefetch = 1; in instr_reg_export() 10633 if (!prefetch) { in instr_reg_export() 10659 int prefetch = 0, idx_imm = 0, color_in_imm = 0; in instr_meter_export() local 10664 prefetch = 1; in instr_meter_export() 10708 if (!prefetch) { in instr_meter_export()
|