Searched refs:hns3_write_dev (Results 1 – 8 of 8) sorted by relevance
| /dpdk/drivers/net/hns3/ |
| H A D | hns3_cmd.c | 141 hns3_write_dev(hw, HNS3_CMDQ_TX_ADDR_L_REG, 0); in hns3_cmd_clear_regs() 142 hns3_write_dev(hw, HNS3_CMDQ_TX_ADDR_H_REG, 0); in hns3_cmd_clear_regs() 143 hns3_write_dev(hw, HNS3_CMDQ_TX_DEPTH_REG, 0); in hns3_cmd_clear_regs() 144 hns3_write_dev(hw, HNS3_CMDQ_TX_HEAD_REG, 0); in hns3_cmd_clear_regs() 145 hns3_write_dev(hw, HNS3_CMDQ_TX_TAIL_REG, 0); in hns3_cmd_clear_regs() 146 hns3_write_dev(hw, HNS3_CMDQ_RX_ADDR_L_REG, 0); in hns3_cmd_clear_regs() 147 hns3_write_dev(hw, HNS3_CMDQ_RX_ADDR_H_REG, 0); in hns3_cmd_clear_regs() 148 hns3_write_dev(hw, HNS3_CMDQ_RX_DEPTH_REG, 0); in hns3_cmd_clear_regs() 149 hns3_write_dev(hw, HNS3_CMDQ_RX_HEAD_REG, 0); in hns3_cmd_clear_regs() 150 hns3_write_dev(hw, HNS3_CMDQ_RX_TAIL_REG, 0); in hns3_cmd_clear_regs() [all …]
|
| H A D | hns3_ptp.c | 72 hns3_write_dev(hw, HNS3_CFG_TIME_CYC_EN, 1); in hns3_ptp_init() 248 hns3_write_dev(hw, HNS3_CFG_TIME_SYNC_H, upper_32_bits(sec)); in hns3_timesync_write_time() 249 hns3_write_dev(hw, HNS3_CFG_TIME_SYNC_M, lower_32_bits(sec)); in hns3_timesync_write_time() 250 hns3_write_dev(hw, HNS3_CFG_TIME_SYNC_L, lower_32_bits(ns)); in hns3_timesync_write_time() 251 hns3_write_dev(hw, HNS3_CFG_TIME_SYNC_RDY, 1); in hns3_timesync_write_time()
|
| H A D | hns3_rxtx.c | 321 hns3_write_dev(rxq, HNS3_RING_RX_BASEADDR_H_REG, in hns3_init_rx_queue_hw() 324 hns3_write_dev(rxq, HNS3_RING_RX_BD_LEN_REG, in hns3_init_rx_queue_hw() 326 hns3_write_dev(rxq, HNS3_RING_RX_BD_NUM_REG, in hns3_init_rx_queue_hw() 339 hns3_write_dev(txq, HNS3_RING_TX_BD_NUM_REG, in hns3_init_tx_queue_hw() 444 hns3_write_dev(txq, HNS3_RING_TX_EN_REG, reg); in hns3_enable_txq() 461 hns3_write_dev(rxq, HNS3_RING_RX_EN_REG, reg); in hns3_enable_rxq() 976 hns3_write_dev(hw, addr, value); in hns3_set_queue_intr_gl() 992 hns3_write_dev(hw, addr, value); in hns3_set_queue_intr_rl() 1009 hns3_write_dev(hw, addr, ql_value); in hns3_set_queue_intr_ql() 1012 hns3_write_dev(hw, addr, ql_value); in hns3_set_queue_intr_ql() [all …]
|
| H A D | hns3_mbx.c | 440 hns3_write_dev(hw, HNS3_CMDQ_RX_HEAD_REG, crq->next_to_use); in hns3_handle_mbx_msg_out_intr() 557 hns3_write_dev(hw, HNS3_CMDQ_RX_HEAD_REG, crq->next_to_use); in hns3_dev_handle_mbx_msg()
|
| H A D | hns3_ethdev_vf.c | 597 hns3_write_dev(hw, HNS3_VECTOR0_CMDQ_SRC_REG, regclr); in hns3vf_clear_event_cause() 603 hns3_write_dev(hw, HNS3_MISC_VECTOR_REG_BASE, 0); in hns3vf_disable_irq0() 609 hns3_write_dev(hw, HNS3_MISC_VECTOR_REG_BASE, 1); in hns3vf_enable_irq0() 629 hns3_write_dev(hw, HNS3_VF_RST_ING, val | HNS3_VF_RST_ING_BIT); in hns3vf_check_event_cause()
|
| H A D | hns3_ethdev.c | 112 hns3_write_dev(hw, HNS3_MISC_VECTOR_REG_BASE, 0); in hns3_pf_disable_irq0() 118 hns3_write_dev(hw, HNS3_MISC_VECTOR_REG_BASE, 1); in hns3_pf_enable_irq0() 234 hns3_write_dev(hw, HNS3_MISC_RESET_STS_REG, regclr); in hns3_clear_event_cause() 236 hns3_write_dev(hw, HNS3_VECTOR0_CMDQ_SRC_REG, regclr); in hns3_clear_event_cause() 4494 hns3_write_dev(hw, HNS3_VECTOR0_OTER_EN_REG, val); in hns3_config_all_msix_error() 5698 hns3_write_dev(hw, HNS3_GLOBAL_RESET_REG, val); in hns3_msix_process() 5748 hns3_write_dev(hw, HNS3_VECTOR0_OTER_EN_REG, reg_val); in hns3_record_imp_error() 5754 hns3_write_dev(hw, HNS3_VECTOR0_OTER_EN_REG, reg_val); in hns3_record_imp_error() 5783 hns3_write_dev(hw, HNS3_VECTOR0_OTER_EN_REG, reg_val | in hns3_prepare_reset()
|
| H A D | hns3_ethdev.h | 994 #define hns3_write_dev(a, reg, value) \ macro
|
| H A D | hns3_intr.c | 2499 hns3_write_dev(hw, HNS3_CMDQ_TX_DEPTH_REG, reg_val); in hns3_notify_reset_ready()
|