Home
last modified time | relevance | path

Searched refs:cq_depth (Results 1 – 11 of 11) sorted by relevance

/dpdk/drivers/event/dlb2/
H A Ddlb2_user.h466 __u16 cq_depth; member
494 __u16 cq_depth; member
H A Ddlb2.c1329 if (cq_depth > 64) in dlb2_hw_cq_bitmask_init()
1336 if (cq_depth == 64) { in dlb2_hw_cq_bitmask_init()
1342 for (i = 0; i < 64; i += (cq_depth * 2)) in dlb2_hw_cq_bitmask_init()
1343 cq_build_mask |= ((1ULL << cq_depth) - 1) << (i + cq_depth); in dlb2_hw_cq_bitmask_init()
1383 cfg.cq_depth = rte_align32pow2(dequeue_depth); in dlb2_hw_create_ldb_port()
1453 qm_port->cq_depth = cfg.cq_depth <= 8 ? 8 : cfg.cq_depth; in dlb2_hw_create_ldb_port()
1525 if ((qm_port->cq_depth > 64) || in dlb2_hw_create_ldb_port()
1526 (!rte_is_power_of_2(qm_port->cq_depth)) || in dlb2_hw_create_ldb_port()
1664 qm_port->cq_depth = cfg.cq_depth <= 8 ? 8 : cfg.cq_depth; in dlb2_hw_create_dir_port()
1671 qm_port->cq_depth_mask = cfg.cq_depth - 1; in dlb2_hw_create_dir_port()
[all …]
H A Ddlb2_priv.h358 int cq_depth; member
H A Ddlb2_xstats.c1138 p->qm_port.cq_depth); in dlb2_eventdev_dump()
/dpdk/drivers/event/dlb2/pf/base/
H A Ddlb2_resource.c3304 ldb_port->cq_depth = 0; in dlb2_domain_reset_software_state()
4063 port->cq_depth = args->cq_depth; in dlb2_ldb_port_configure_cq()
4065 if (args->cq_depth <= 8) { in dlb2_ldb_port_configure_cq()
4067 } else if (args->cq_depth == 16) { in dlb2_ldb_port_configure_cq()
4069 } else if (args->cq_depth == 32) { in dlb2_ldb_port_configure_cq()
4071 } else if (args->cq_depth == 64) { in dlb2_ldb_port_configure_cq()
4103 if (args->cq_depth < 8) { in dlb2_ldb_port_configure_cq()
4270 args->cq_depth); in dlb2_log_create_ldb_port_args()
4469 args->cq_depth); in dlb2_log_create_dir_port_args()
4650 if (args->cq_depth <= 8) { in dlb2_dir_port_configure_cq()
[all …]
H A Ddlb2_hw_types.h184 u8 cq_depth; member
/dpdk/drivers/dma/hisilicon/
H A Dhisi_dmadev.h196 uint16_t cq_depth; /* CQ depth */ member
H A Dhisi_dmadev.c191 hisi_dma_write_queue(hw, HISI_DMA_QUEUE_CQ_DEPTH_REG, hw->cq_depth - 1); in hisi_dma_init_common()
304 hw->cq_depth = ring_size + HISI_DMA_CQ_RESERVED; in hisi_dma_alloc_iomem()
323 hw->cq_depth = 0; in hisi_dma_free_iomem()
651 if (cq_head == hw->cq_depth) { in hisi_dma_scan_cq()
/dpdk/drivers/event/dlb2/pf/
H A Ddlb2_pf.c283 cq_alloc_depth = RTE_MAX(cfg->cq_depth, DLB2_MIN_HARDWARE_CQ_DEPTH); in dlb2_pf_ldb_port_create()
359 alloc_sz = cfg->cq_depth * qe_sz; in dlb2_pf_dir_port_create()
/dpdk/drivers/net/ena/base/ena_defs/
H A Dena_admin_defs.h297 uint16_t cq_depth; member
/dpdk/drivers/net/ena/base/
H A Dena_com.c1418 create_cmd.cq_depth = io_cq->q_depth; in ena_com_create_io_cq()