| /dpdk/drivers/raw/ifpga/base/ |
| H A D | ifpga_feature_dev.c | 19 struct feature_port_control control; in __fpga_port_enable() local
30 control.csr = readq(&port_hdr->control); in __fpga_port_enable()
31 control.port_sftrst = 0x0; in __fpga_port_enable()
32 writeq(control.csr, &port_hdr->control); in __fpga_port_enable()
38 struct feature_port_control control; in __fpga_port_disable() local
48 control.csr = readq(&port_hdr->control); in __fpga_port_disable()
49 control.port_sftrst = 0x1; in __fpga_port_disable()
50 writeq(control.csr, &port_hdr->control); in __fpga_port_disable()
57 control.port_sftrst_ack = 1; in __fpga_port_disable()
59 if (fpga_wait_register_field(port_sftrst_ack, control, in __fpga_port_disable()
[all …]
|
| H A D | ifpga_port.c | 83 struct feature_port_control control; in port_get_latency_tolerance() local
88 control.csr = readq(&port_hdr->control); in port_get_latency_tolerance()
89 *val = control.latency_tolerance; in port_get_latency_tolerance()
|
| /dpdk/drivers/net/qede/base/ |
| H A D | ecore_hw.c | 61 p_pool->ptts[i].pxp.pretend.control = 0; in ecore_ptt_pool_alloc()
371 u16 control = 0; in ecore_fid_pretend() local
378 SET_FIELD(control, PXP_PRETEND_CMD_PORT, 0); in ecore_fid_pretend()
385 p_ptt->pxp.pretend.control = OSAL_CPU_TO_LE16(control); in ecore_fid_pretend()
397 u16 control = 0; in ecore_port_pretend() local
402 p_ptt->pxp.pretend.control = OSAL_CPU_TO_LE16(control); in ecore_port_pretend()
412 u16 control = 0; in ecore_port_unpretend() local
414 SET_FIELD(control, PXP_PRETEND_CMD_PORT, 0); in ecore_port_unpretend()
418 p_ptt->pxp.pretend.control = OSAL_CPU_TO_LE16(control); in ecore_port_unpretend()
429 u16 control = 0; in ecore_port_fid_pretend() local
[all …]
|
| /dpdk/drivers/dma/ioat/ |
| H A D | ioat_hw_defs.h | 129 } control; member
156 } control; member
185 } control; member
224 } control; member
265 } control; member
|
| /dpdk/drivers/raw/ioat/ |
| H A D | ioat_spec.h | 108 } control; member
135 } control; member
164 } control; member
203 } control; member
244 } control; member
|
| H A D | rte_ioat_rawdev_fns.h | 68 } control; member
198 desc->u.control.fence = 1; in __ioat_fence()
211 .control.completion_update = 1; in __ioat_perform_ops()
|
| /dpdk/drivers/net/nfp/nfpcore/ |
| H A D | nfp_nsp_eth.c | 119 uint64_t control; member
454 reg = rte_le_to_cpu_64(entries[idx].control); in nfp_eth_set_mod_enable()
457 entries[idx].control = rte_cpu_to_le_64(reg); in nfp_eth_set_mod_enable()
503 reg = rte_le_to_cpu_64(entries[idx].control); in nfp_eth_set_configured()
506 entries[idx].control = rte_cpu_to_le_64(reg); in nfp_eth_set_configured()
541 entries[idx].control |= rte_cpu_to_le_64(ctrl_bit); in nfp_eth_set_bit_config()
|
| /dpdk/doc/guides/nics/ |
| H A D | kni.rst | 25 an application should control a physical port and create one virtual KNI port,
61 KNI control path is not supported with the PMD, since there is no physical
69 to handle Linux network interface control commands, like ``ifconfig kni0 up``
71 With ``no_request_thread`` option, pthread is not created and control commands
|
| H A D | ngbe.rst | 26 - Link flow control
51 NGBE PMD provides the following log types available for control:
|
| H A D | memif.rst | 30 net_memif1, and so on. Memif uses unix domain socket to transmit control
67 For detailed information on memif control messages, see: net/memif/memif.h.
71 connected socket (control channel). Then it sends the 'hello' message
75 uses this id to find server interface, and assigns the control channel to this
90 - net/memif/memif.h *- control messages definitions*
|
| /dpdk/doc/guides/prog_guide/ |
| H A D | kernel_nic_interface.rst | 9 The DPDK Kernel NIC Interface (KNI) allows userspace applications access to the Linux* control plan…
36 that is used by the DPDK KNI API functions to control and communicate with
40 can be specified when the module is loaded to control its behavior:
193 causes a deadlock when callbacks run control commands on another Linux kernel
213 control the rescheduling interval of the KNI kthreads.
216 latency or performance for control plane traffic.
249 random MAC address and control the affinity of the kernel Rx thread(s)
257 manipulated by control commands or functions external to the application.
384 control, statistics, or dumping device registers.
|
| /dpdk/lib/eal/common/ |
| H A D | eal_common_proc.c | 268 char control[CMSG_SPACE(sizeof(m->msg.fds))]; in read_msg() local
280 msgh.msg_control = control; in read_msg()
281 msgh.msg_controllen = sizeof(control); in read_msg()
685 char control[CMSG_SPACE(fd_size)]; in send_msg() local
695 memset(control, 0, sizeof(control)); in send_msg()
704 msgh.msg_control = control; in send_msg()
705 msgh.msg_controllen = sizeof(control); in send_msg()
|
| /dpdk/doc/guides/sample_app_ug/ |
| H A D | l3_forward_power_man.rst | 12 with the power management algorithms to control the P-states and
21 by leveraging the Power library to control P-state and C-state of processor based on packet load.
45 CPUFreq is the infrastructure provided by the Linux* kernel to control the processor performance st…
63 CPUIdle is the infrastructure provide by the Linux kernel to control the processor C-state capabili…
127 It changes the P-state governor to userspace for specific cores that are under control.
149 and use them to control P-state and C-state of processors via the power management library.
150 Frequency (P-state) control and sleep state (C-state) control work individually for each logical co…
160 Only power control related code is shown.
206 There is no way to control C- state directly, and the CPUIdle subsystem in OS is intelligent enough
|
| /dpdk/lib/vhost/ |
| H A D | socket.c | 107 char control[CMSG_SPACE(max_fds * sizeof(int))]; in read_fd_message() local
120 msgh.msg_control = control; in read_fd_message()
121 msgh.msg_controllen = sizeof(control); in read_fd_message()
161 char control[CMSG_SPACE(fdsize)]; in send_fd_message() local
173 msgh.msg_control = control; in send_fd_message()
174 msgh.msg_controllen = sizeof(control); in send_fd_message()
|
| /dpdk/doc/guides/nics/features/ |
| H A D | dpaa.ini | 17 Flow control = Y
|
| H A D | nfp.ini | 18 Flow control = Y
|
| H A D | failsafe.ini | 20 Flow control = Y
|
| H A D | octeontx.ini | 24 Flow control = Y
|
| H A D | tap.ini | 20 Flow control = Y
|
| H A D | mvpp2.ini | 15 Flow control = Y
|
| H A D | ionic.ini | 24 Flow control = Y
|
| H A D | qede_vf.ini | 20 Flow control = Y
|
| H A D | atlantic.ini | 19 Flow control = Y
|
| H A D | e1000.ini | 18 Flow control = Y
|
| /dpdk/drivers/net/virtio/virtio_user/ |
| H A D | vhost_user.c | 112 char control[CMSG_SPACE(fd_size)]; in vhost_user_write() local
116 memset(control, 0, sizeof(control)); in vhost_user_write()
123 msgh.msg_control = control; in vhost_user_write()
124 msgh.msg_controllen = sizeof(control); in vhost_user_write()
|