Home
last modified time | relevance | path

Searched refs:comp_mask (Results 1 – 13 of 13) sorted by relevance

/dpdk/drivers/net/mlx5/linux/
H A Dmlx5_verbs.c165 .comp_mask = 0, in mlx5_rxq_ibv_cq_create()
168 .comp_mask = 0, in mlx5_rxq_ibv_cq_create()
171 cq_attr.mlx5.comp_mask |= in mlx5_rxq_ibv_cq_create()
267 .comp_mask = 0, in mlx5_rxq_ibv_wq_create()
509 .comp_mask = 0, in mlx5_ibv_ind_table_new()
558 qp_init_attr.comp_mask = in mlx5_ibv_hrxq_new()
575 .comp_mask = in mlx5_ibv_hrxq_new()
596 .comp_mask = in mlx5_ibv_hrxq_new()
777 .comp_mask = 0, in mlx5_ibv_drop_action_create()
1127 .comp_mask = 0, in mlx5_rxq_ibv_obj_dummy_lb_create()
[all …]
H A Dmlx5_os.c146 struct ibv_device_attr_ex attr_ex = { .comp_mask = 0 }; in mlx5_os_capabilities_prepare()
147 struct mlx5dv_context dv_attr = { .comp_mask = 0 }; in mlx5_os_capabilities_prepare()
155 dv_attr.comp_mask |= MLX5DV_CONTEXT_MASK_SWP; in mlx5_os_capabilities_prepare()
158 dv_attr.comp_mask |= MLX5DV_CONTEXT_MASK_TUNNEL_OFFLOADS; in mlx5_os_capabilities_prepare()
161 dv_attr.comp_mask |= MLX5DV_CONTEXT_MASK_STRIDING_RQ; in mlx5_os_capabilities_prepare()
261 if (dv_attr.comp_mask & MLX5DV_CONTEXT_MASK_SWP) in mlx5_os_capabilities_prepare()
269 if (dv_attr.comp_mask & MLX5DV_CONTEXT_MASK_STRIDING_RQ) { in mlx5_os_capabilities_prepare()
302 if (dv_attr.comp_mask & MLX5DV_CONTEXT_MASK_TUNNEL_OFFLOADS) { in mlx5_os_capabilities_prepare()
H A Dmlx5_ethdev_os.c332 values.comp_mask = IBV_VALUES_MASK_RAW_CLOCK; in mlx5_read_clock()
/dpdk/drivers/net/mlx5/
H A Dmlx5_rxtx_vec_neon.h619 uint16x4_t comp_mask; in rxq_cq_process_v() local
758 comp_mask = vand_u16(op_own, format_check); in rxq_cq_process_v()
759 comp_mask = vceq_u16(comp_mask, format_check); in rxq_cq_process_v()
765 comp_mask = vbic_u16(comp_mask, invalid_mask); in rxq_cq_process_v()
768 comp_mask), 0)) / in rxq_cq_process_v()
770 invalid_mask = vorr_u16(invalid_mask, comp_mask); in rxq_cq_process_v()
H A Dmlx5_rxtx_vec_sse.h594 __m128i comp_mask; in rxq_cq_process_v() local
707 comp_mask = _mm_and_si128(op_own, format_check); in rxq_cq_process_v()
708 comp_mask = _mm_cmpeq_epi32(comp_mask, format_check); in rxq_cq_process_v()
709 comp_mask = _mm_packs_epi32(comp_mask, zero); in rxq_cq_process_v()
711 comp_mask = _mm_andnot_si128(invalid_mask, comp_mask); in rxq_cq_process_v()
712 comp_idx = _mm_cvtsi128_si64(comp_mask); in rxq_cq_process_v()
H A Dmlx5_rxtx_vec_altivec.h869 __vector unsigned char comp_mask; in rxq_cq_process_v() local
1122 comp_mask = (__vector unsigned char) in rxq_cq_process_v()
1125 comp_mask = (__vector unsigned char) in rxq_cq_process_v()
1126 vec_cmpeq((__vector unsigned int)comp_mask, in rxq_cq_process_v()
1128 comp_mask = (__vector unsigned char) in rxq_cq_process_v()
1129 vec_packs((__vector unsigned int)comp_mask, in rxq_cq_process_v()
1133 comp_mask = (__vector unsigned char) in rxq_cq_process_v()
1134 vec_andc((__vector unsigned long)comp_mask, in rxq_cq_process_v()
1136 comp_idx = ((__vector unsigned long)comp_mask)[0]; in rxq_cq_process_v()
/dpdk/drivers/net/mlx4/
H A Dmlx4_rxq.c212 .comp_mask = 0, in mlx4_rss_attach()
222 .comp_mask = (IBV_QP_INIT_ATTR_PD | in mlx4_rss_attach()
504 struct mlx4dv_cq dv_cq = { .comp_mask = MLX4DV_CQ_MASK_UAR, }; in mlx4_rxq_attach()
509 uint32_t comp_mask = 0; in mlx4_rxq_attach() local
527 comp_mask |= IBV_WQ_INIT_ATTR_FLAGS; in mlx4_rxq_attach()
537 .comp_mask = comp_mask, in mlx4_rxq_attach()
H A Dmlx4_txq.c478 .comp_mask = MLX4DV_QP_MASK_UAR_MMAP_OFFSET, in mlx4_tx_queue_setup()
493 if (!(dv_qp.comp_mask & MLX4DV_QP_MASK_UAR_MMAP_OFFSET)) { in mlx4_tx_queue_setup()
H A Dmlx4.c658 .comp_mask = 0, in mlx4_hw_rss_sup()
663 .comp_mask = in mlx4_hw_rss_sup()
/dpdk/drivers/common/mlx5/windows/
H A Dmlx5_win_defs.h189 uint64_t comp_mask; /* Use mlx5dv_flow_matcher_attr_mask. */ member
/dpdk/drivers/common/mlx5/linux/
H A Dmlx5_glue.c1171 .comp_mask = MLX5DV_DEVX_PORT_VPORT | in mlx5_glue_devx_port_query()
1178 if (devx_port.comp_mask & MLX5DV_DEVX_PORT_MATCH_REG_C_0) { in mlx5_glue_devx_port_query()
1183 if (devx_port.comp_mask & MLX5DV_DEVX_PORT_VPORT) { in mlx5_glue_devx_port_query()
H A Dmlx5_glue.h142 uint64_t comp_mask; }; member
H A Dmeson.build67 'struct ibv_counters_init_attr', 'comp_mask' ],