| /dpdk/drivers/common/mlx5/ |
| H A D | mlx5_common.c | 687 mlx5_dev_hw_global_prepare(struct mlx5_common_device *cdev, uint32_t classes) in mlx5_dev_hw_global_prepare() argument 692 ret = mlx5_os_open_device(cdev, classes); in mlx5_dev_hw_global_prepare() 740 mlx5_common_dev_create(struct rte_device *eal_dev, uint32_t classes, in mlx5_common_dev_create() argument 765 ret = mlx5_dev_hw_global_prepare(cdev, classes); in mlx5_common_dev_create() 960 uint32_t classes = 0; in mlx5_common_dev_probe() local 979 classes = ret; in mlx5_common_dev_probe() 980 if (classes == 0) in mlx5_common_dev_probe() 982 classes = MLX5_CLASS_ETH; in mlx5_common_dev_probe() 996 cdev = mlx5_common_dev_create(eal_dev, classes, mkvlist_p); in mlx5_common_dev_probe() 1017 ret = is_valid_class_combination(classes | cdev->classes_loaded); in mlx5_common_dev_probe() [all …]
|
| H A D | mlx5_common.h | 575 int mlx5_os_open_device(struct mlx5_common_device *cdev, uint32_t classes);
|
| /dpdk/drivers/common/mlx5/windows/ |
| H A D | mlx5_common_os.c | 223 mlx5_os_open_device(struct mlx5_common_device *cdev, uint32_t classes) in mlx5_os_open_device() argument 230 if (classes != MLX5_CLASS_ETH && classes != MLX5_CLASS_CRYPTO) { in mlx5_os_open_device()
|
| /dpdk/drivers/common/mlx5/linux/ |
| H A D | mlx5_common_os.c | 775 mlx5_open_device(struct mlx5_common_device *cdev, uint32_t classes) in mlx5_open_device() argument 782 if (classes & MLX5_CLASS_VDPA) in mlx5_open_device() 800 } else if (classes == MLX5_CLASS_ETH) { in mlx5_open_device() 855 mlx5_os_open_device(struct mlx5_common_device *cdev, uint32_t classes) in mlx5_os_open_device() argument 861 ctx = mlx5_open_device(cdev, classes); in mlx5_os_open_device()
|
| /dpdk/doc/guides/sample_app_ug/ |
| H A D | l2_forward_cat.rst | 17 last level cache. CAT introduces classes of service (COS) that are essentially 20 A CPU core is always assigned to one of the CAT classes. 25 The number of classes and number of valid bits in a COS bitmask is CPU model 28 By default, after reset, all CPU cores are assigned to COS 0 and all classes
|
| H A D | vmdq_dcb_forwarding.rst | 106 (also referred to as traffic classes) within each pool. With Intel® 82599 NIC,
|
| H A D | qos_scheduler.rst | 145 The information is displayed in a table separating it in different traffic classes.
|
| /dpdk/examples/qos_sched/ |
| H A D | profile.cfg | 8 ; - Each of the 13 traffic classes has rate set to 100% of port rate 11 ; - Each of the 13 traffic classes has rate set to 100% of pipe rate
|
| /dpdk/doc/guides/nics/ |
| H A D | sfc_efx.rst | 131 SFN8xxx and X2xxx family adapters provide either inner or outer packet classes. 133 configures the hardware to report inner classes, and outer classes are
|
| H A D | i40e.rst | 547 configuration for RSS in the PF, so that different traffic classes or 552 classes and so on. Depending on commands from the command line, it will call
|
| /dpdk/doc/guides/rel_notes/ |
| H A D | release_16_11.rst | 188 classes. This paves the way for having PCI, VDEV and other device types as 189 instantiated objects rather than classes in themselves. Hotplugging has also
|
| H A D | release_19_08.rst | 245 of pipe traffic classes and their queues size, and for runtime configuration
|
| H A D | release_17_11.rst | 188 so that different traffic classes or different packet
|
| /dpdk/doc/guides/eventdevs/ |
| H A D | dlb2.rst | 345 DLB supports provisioning the DLB bandwidth into 4 classes of service. 353 The classes are applied globally to the set of ports contained in this
|
| /dpdk/doc/guides/platform/ |
| H A D | mlx5.rst | 59 several classes may be listed separated by a colon. 568 Select the classes of the drivers that should probe the device.
|
| /dpdk/doc/guides/prog_guide/ |
| H A D | qos_framework.rst | 103 …ose is to prioritize the transmission of packets from different users and different traffic classes 737 Strict priority scheduling of traffic classes within the same pipe is implemented by the pipe deque… 747 The traffic classes at the pipe and subport levels are not traffic shaped, 749 The upper limit for the traffic classes at the subport and 988 …ent plane preventing this condition from occurring for the other (higher priority) traffic classes. 1575 RED parameters are specified separately for four traffic classes and three packet colors (green, ye…
|