Home
last modified time | relevance | path

Searched refs:K (Results 1 – 25 of 62) sorted by relevance

123

/dpdk/examples/ip_pipeline/examples/
H A Dflow_crypto.cli23 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 1
42 pipeline PIPELINE0 table match hash ext key 8 mask FFFFFFFF00000000 offset 282 buckets 1K size 4K a…
H A Dflow.cli25 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 0
47 …ch hash ext key 16 mask 00FF0000FFFFFFFFFFFFFFFFFFFFFFFF offset 278 buckets 16K size 65K action AP0
H A Droute_ecmp.cli15 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 0
38 pipeline PIPELINE0 table match lpm ipv4 offset 286 size 4K action APRT
39 pipeline PIPELINE0 table match array offset 256 size 64K action APNH
H A Dfirewall.cli25 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 0
46 pipeline PIPELINE0 table match acl ipv4 offset 270 size 4K action AP0
H A Droute.cli25 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 0
47 pipeline PIPELINE0 table match lpm ipv4 offset 286 size 4K action AP0
/dpdk/doc/guides/nics/
H A Datlantic.rst21 - Jumbo Frame up to 16K
42 Atlantic NIC supports up to 16K jumbo frame size
H A Docteontx.rst159 The OCTEON TX SoC family NICs support a maximum of a 32K jumbo frame. The value
167 The maximum mempool size supplied to Rx queue setup should be less than 128K.
/dpdk/doc/guides/sample_app_ug/
H A Dkeep_alive.rst53 -- -p PORTMASK [-q NQ] [-K PERIOD] [-T PERIOD]
61 * ``K PERIOD``: Heartbeat check period in ms(5ms default; 86400 max)
71 ./<build_dir>/examples/dpdk-l2fwd-keepalive -l 0-3 -n 4 -- -q 8 -p ffff -K 10
H A Dip_pipeline.rst162 …| | * Table size = 64K | | 6. Pipeline port in table …
180 …| | * Table size = 4K | | 5. Pipeline table …
190 …| | * Table size = 4K | | 5. Pipeline table …
200 …| | * Table size = 4K | | 5. Pipeline table (LPM) …
207 …| | * Size = 64K | | …
/dpdk/doc/guides/rawdevs/
H A Dntb.rst24 - Enable NTB bars and set bar size of bar 23 and bar 45 as 12-29 (4K-512M)
25 on both hosts (for Ice Lake, bar size can be set as 12-51, namely 4K-128PB).
62 Region 0: Memory at 39bfe0000000 (64-bit, prefetchable) [size=64K]
/dpdk/examples/pipeline/examples/
H A Dl2fwd_pcap.cli4 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 0
H A Dl2fwd_macswp_pcap.cli4 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 0
H A Dvxlan_pcap.cli4 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 0
H A Dl2fwd_macswp.cli4 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 0
H A Dl2fwd.cli4 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 0
H A Dvxlan.cli4 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 0
H A Dregisters.cli7 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 0
H A Dvarbit.cli7 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 0
H A Dlearner.cli7 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 0
H A Dselector.cli4 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 0
H A Dmeter.cli7 mempool MEMPOOL0 buffer 2304 pool 32K cache 256 cpu 0
/dpdk/examples/bbdev_app/
H A Dmain.c46 #define K 40 macro
47 #define NCB (3 * RTE_ALIGN_CEIL(K + 4, 32))
88 .k = K,
99 .k = K,
441 K / 8 - CRC_24B_LEN)) in verify_data()
/dpdk/doc/guides/compressdevs/
H A Dqat_comp.rst26 * 32K
H A Dzlib.rst27 * Max - 32K
/dpdk/examples/qos_sched/
H A Dprofile.cfg9 ; * 4K pipes per subport 0 (pipes 0 .. 4095) with identical configuration:
10 ; - Pipe rate set to 1/4K of port rate

123