Home
last modified time | relevance | path

Searched refs:H (Results 1 – 10 of 10) sorted by relevance

/dpdk/drivers/common/cnxk/
H A Droc_hash.c104 uint32_t A, B, C, D, E, F, G, H; /* Word buffers */ in roc_hash_sha256_gen() local
127 H = _H[7]; in roc_hash_sha256_gen()
132 temp[1] = H + S1 + temp[0] + _K[i] + W[i]; in roc_hash_sha256_gen()
137 H = G; in roc_hash_sha256_gen()
154 H += _H[7]; in roc_hash_sha256_gen()
162 hash[7] = htobe32(H); in roc_hash_sha256_gen()
239 H = _H[7]; in roc_hash_sha512_gen()
244 temp[1] = H + S1 + temp[0] + _K[i] + W[i]; in roc_hash_sha512_gen()
249 H = G; in roc_hash_sha512_gen()
266 H += _H[7]; in roc_hash_sha512_gen()
[all …]
/dpdk/kernel/freebsd/
H A DBSDmakefile.meson10 # path (:H) converted to absolute path (:tA). This use of VPATH is to have
13 VPATH := ${KMOD_SRC:H:tA}
/dpdk/doc/guides/rel_notes/
H A Drelease_19_08.rst231 checksum H/W offload irrespective of the platform capability.
232 Cleared IP checksum H/W offload flag from the library. The application must
238 Once reassembly is done, ``mbuf->ol_flags`` are set to enable IP checksum H/W
239 offload irrespective of the platform capability. Cleared IP checksum H/W
/dpdk/doc/guides/sample_app_ug/
H A Dl2_forward_event.rst258 Application can use either H/W or S/W based event device scheduler
318 Each Ethernet port is assigned a dedicated Rx/Tx adapter for H/W scheduler. Each
430 depending H/W or S/W scheduler is used.
H A Dl3_forward.rst22 Eventdev can optionally use S/W or H/W (if supported by platform) scheduler
/dpdk/doc/guides/nics/
H A Ddpaa2.rst526 dpaa2 hardware imposes limits on some H/W access devices like Management
527 Control Port and H/W portal. This causes issue in their shared usages in
532 driver reserves extra Management Control Port and H/W portal which can be
/dpdk/doc/guides/linux_gsg/
H A Dnic_perf_intel_platform.rst40 The sample output above shows a total of 8 channels, from ``A`` to ``H``, where each channel has 2 …
/dpdk/doc/guides/platform/
H A Dcnxk.rst7 This document gives an overview of **Marvell OCTEON CN9K and CN10K** RVU H/W block,
150 This section lists dataplane H/W block(s) available in cnxk SoC.
/dpdk/doc/guides/prog_guide/img/
H A Ddir_24_8_alg.svg99 <path class="st8" id="rect146" d="M-7.372 438.43H7.366v16.8H-7.372z"/>
/dpdk/doc/guides/prog_guide/
H A Dmember_lib.rst386 [Member-bloom] B H Bloom, "Space/Time Trade-offs in Hash Coding with Allowable Errors," Communicati…