Home
last modified time | relevance | path

Searched refs:CQ (Results 1 – 7 of 7) sorted by relevance

/dpdk/devtools/
H A Dwords-case.txt11 CQ
/dpdk/doc/guides/vdpadevs/
H A Dmlx5.rst55 - 2, Completion queue scheduling will be managed by interrupts. Each CQ burst
56 arms the CQ in order to get an interrupt event in the next traffic burst.
/dpdk/doc/guides/eventdevs/
H A Ddlb2.rst299 In the last stage prior to scheduling an atomic event to a CQ, DLB holds the
305 - All N entries are filled with events from flow X, which is pinned to CQ 0.
307 Until CQ 0 releases 1+ events, no other atomic flows for that LDB queue can be
/dpdk/doc/guides/nics/
H A Denic.rst45 - The number of CQs should set so that there is one CQ for each
46 WQ, and one CQ for each pair of RQs.
409 PMD: rte_enic_pmd: Supported CQ entry sizes: 16 32
410 PMD: rte_enic_pmd: Using 16B CQ entry size
H A Dena.rst69 SQ correspondingly). Each SQ has a completion queue (CQ) associated
/dpdk/drivers/net/ice/base/
H A Dice_lan_tx_rx.h935 #define GLTCLAN_CQ_CNTX(i, CQ) (GLTCLAN_CQ_CNTX0(CQ) + ((i) * 0x0800)) argument
/dpdk/doc/guides/rel_notes/
H A Drelease_2_1.rst970 * **virtio: Fix crash if CQ is not negotiated.**