Home
last modified time | relevance | path

Searched defs:csr_base_addr (Results 1 – 4 of 4) sorted by relevance

/linux-6.15/drivers/crypto/intel/qat/qat_common/
H A Dadf_gen4_hw_csr_data.c33 static u32 read_csr_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_stat()
38 static u32 read_csr_uo_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_uo_stat()
43 static u32 read_csr_e_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_e_stat()
48 static u32 read_csr_ne_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_ne_stat()
53 static u32 read_csr_nf_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_nf_stat()
58 static u32 read_csr_f_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_f_stat()
63 static u32 read_csr_c_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_c_stat()
68 static u32 read_csr_exp_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_exp_stat()
73 static u32 read_csr_exp_int_en(void __iomem *csr_base_addr, u32 bank) in read_csr_exp_int_en()
108 static u32 read_csr_int_en(void __iomem *csr_base_addr, u32 bank) in read_csr_int_en()
[all …]
H A Dadf_gen4_hw_csr_data.h45 #define READ_CSR_STAT(csr_base_addr, bank) \ argument
48 #define READ_CSR_UO_STAT(csr_base_addr, bank) \ argument
51 #define READ_CSR_E_STAT(csr_base_addr, bank) \ argument
54 #define READ_CSR_NE_STAT(csr_base_addr, bank) \ argument
57 #define READ_CSR_NF_STAT(csr_base_addr, bank) \ argument
60 #define READ_CSR_F_STAT(csr_base_addr, bank) \ argument
63 #define READ_CSR_C_STAT(csr_base_addr, bank) \ argument
66 #define READ_CSR_EXP_STAT(csr_base_addr, bank) \ argument
69 #define READ_CSR_EXP_INT_EN(csr_base_addr, bank) \ argument
128 #define READ_CSR_INT_EN(csr_base_addr, bank) \ argument
[all …]
H A Dadf_gen2_hw_csr_data.c11 static u32 read_csr_ring_head(void __iomem *csr_base_addr, u32 bank, u32 ring) in read_csr_ring_head()
16 static void write_csr_ring_head(void __iomem *csr_base_addr, u32 bank, u32 ring, in write_csr_ring_head()
22 static u32 read_csr_ring_tail(void __iomem *csr_base_addr, u32 bank, u32 ring) in read_csr_ring_tail()
27 static void write_csr_ring_tail(void __iomem *csr_base_addr, u32 bank, u32 ring, in write_csr_ring_tail()
33 static u32 read_csr_e_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_e_stat()
38 static void write_csr_ring_config(void __iomem *csr_base_addr, u32 bank, in write_csr_ring_config()
55 static void write_csr_int_srcsel(void __iomem *csr_base_addr, u32 bank) in write_csr_int_srcsel()
60 static void write_csr_int_col_en(void __iomem *csr_base_addr, u32 bank, in write_csr_int_col_en()
66 static void write_csr_int_col_ctl(void __iomem *csr_base_addr, u32 bank, in write_csr_int_col_ctl()
72 static void write_csr_int_flag_and_col(void __iomem *csr_base_addr, u32 bank, in write_csr_int_flag_and_col()
[all …]
H A Dadf_gen2_hw_csr_data.h30 #define READ_CSR_RING_HEAD(csr_base_addr, bank, ring) \ argument
33 #define READ_CSR_RING_TAIL(csr_base_addr, bank, ring) \ argument
36 #define READ_CSR_E_STAT(csr_base_addr, bank) \ argument
39 #define WRITE_CSR_RING_CONFIG(csr_base_addr, bank, ring, value) \ argument
42 #define WRITE_CSR_RING_BASE(csr_base_addr, bank, ring, value) \ argument
53 #define WRITE_CSR_RING_HEAD(csr_base_addr, bank, ring, value) \ argument
56 #define WRITE_CSR_RING_TAIL(csr_base_addr, bank, ring, value) \ argument
59 #define WRITE_CSR_INT_FLAG(csr_base_addr, bank, value) \ argument
62 #define WRITE_CSR_INT_SRCSEL(csr_base_addr, bank) \ argument
69 #define WRITE_CSR_INT_COL_EN(csr_base_addr, bank, value) \ argument
[all …]