Home
last modified time | relevance | path

Searched defs:WR4 (Results 1 – 25 of 56) sorted by relevance

123

/f-stack/freebsd/arm/freescale/imx/
H A Dimx6_src.c66 WR4(struct src_softc *sc, bus_size_t off, uint32_t val) in WR4() function
H A Dimx6_snvs.c89 WR4(struct snvs_softc *sc, bus_size_t offset, uint32_t value) in WR4() function
H A Dimx_iomux.c114 WR4(struct iomux_softc *sc, bus_size_t off, uint32_t val) in WR4() function
H A Dimx6_ccm.c75 WR4(struct ccm_softc *sc, bus_size_t off, uint32_t val) in WR4() function
H A Dimx_epit.c142 WR4(struct epit_softc *sc, bus_size_t offset, uint32_t value) in WR4() function
/f-stack/freebsd/arm/mv/
H A Dmv_ap806_clock.c106 #define WR4(sc, reg, val) SYSCON_WRITE_4((sc)->syscon, (reg), (val)) macro
H A Dmvebu_pinctrl.c112 #define WR4(sc, reg, val) SYSCON_WRITE_4((sc)->syscon, (reg), (val)) macro
H A Dmv_cp110_clock.c140 #define WR4(sc, reg, val) SYSCON_WRITE_4((sc)->syscon, (reg), (val)) macro
H A Dmv_ap806_gicp.c72 #define WR4(sc, reg, val) bus_write_4((sc)->res, (reg), (val)) macro
H A Dmv_cp110_icu.c91 #define WR4(sc, reg, val) bus_write_4((sc)->res, (reg), (val)) macro
/f-stack/freebsd/arm64/freescale/imx/clk/
H A Dimx_clk_gate.c42 #define WR4(_clk, off, val) \ macro
H A Dimx_clk_mux.c46 #define WR4(_clk, off, val) \ macro
/f-stack/freebsd/arm64/qoriq/clk/
H A Dqoriq_clk_pll.c52 #define WR4(_clk, offset, val) \ macro
/f-stack/freebsd/arm64/rockchip/clk/
H A Drk_clk_gate.c42 #define WR4(_clk, off, val) \ macro
H A Drk_clk_mux.c47 #define WR4(_clk, off, val) \ macro
H A Drk_clk_fract.c41 #define WR4(_clk, off, val) \ macro
/f-stack/freebsd/mips/mediatek/
H A Dmtk_xhci.c252 #define WR4(_sc, _reg, _val) bus_write_4((_sc)->sc_io_res, (_reg), (_val)) macro
/f-stack/freebsd/arm/allwinner/
H A Daw_usb3phy.c109 #define WR4(res, o, v) bus_write_4(res, (o), (v)) macro
H A Daw_sid.c237 #define WR4(sc, reg, val) bus_write_4((sc)->res, (reg), (val)) macro
/f-stack/freebsd/arm64/rockchip/
H A Drk_usbphy.c70 #define WR4(_sc, _r, _v) bus_write_4((_sc)->mem_res, (_r), (_v)) macro
H A Drk_pcie_phy.c101 #define WR4(sc, reg, mask, val) \ macro
/f-stack/freebsd/arm/nvidia/
H A Dtegra_rtc.c77 #define WR4(_sc, _r, _v) bus_write_4((_sc)->mem_res, (_r), (_v)) macro
H A Dtegra_mc.c99 #define WR4(_sc, _r, _v) bus_write_4((_sc)->mem_res, (_r), (_v)) macro
H A Dtegra_lic.c67 #define WR4(_sc, _b, _r, _v) bus_write_4((_sc)->mem_res[_b], (_r), (_v)) macro
/f-stack/freebsd/arm64/qoriq/
H A Dqoriq_therm.c107 WR4(struct qoriq_therm_softc *sc, bus_size_t addr, uint32_t val) in WR4() function

123