<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/rss.xsl.xml"?>
<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
    <title>Changes in mlir_test_spirv_cpu_runner_c_wrappers.cpp</title>
    <description></description>
    <language>en</language>
    <copyright>Copyright 2015</copyright>
    <generator>Java</generator><item>
        <title>02b6fb21 - Fix clang-tidy issues in mlir/ (NFC)</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/mlir/test/mlir-spirv-cpu-runner/mlir_test_spirv_cpu_runner_c_wrappers.cpp#02b6fb21</link>
        <description>Fix clang-tidy issues in mlir/ (NFC)Reviewed By: ftynseDifferential Revision: https://reviews.llvm.org/D115956

            List of files:
            /llvm-project-15.0.7/mlir/test/mlir-spirv-cpu-runner/mlir_test_spirv_cpu_runner_c_wrappers.cpp</description>
        <pubDate>Mon, 20 Dec 2021 19:45:05 +0000</pubDate>
        <dc:creator>Mehdi Amini &lt;joker.eph@gmail.com&gt;</dc:creator>
    </item>
<item>
        <title>89808ce7 - [MLIR][mlir-spirv-cpu-runner] A SPIR-V cpu runner prototype</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/mlir/test/mlir-spirv-cpu-runner/mlir_test_spirv_cpu_runner_c_wrappers.cpp#89808ce7</link>
        <description>[MLIR][mlir-spirv-cpu-runner] A SPIR-V cpu runner prototypeThis patch introduces a SPIR-V runner. The aim is to run a gpukernel on a CPU via GPU -&gt; SPIRV -&gt; LLVM conversions. This is a firstprototype, so more features will be added in due time.- OverviewThe runner follows similar flow as the other runners in-tree. However,having converted the kernel to SPIR-V, we encode the bind attributes ofglobal variables that represent kernel arguments. Then SPIR-V module isconverted to LLVM. On the host side, we emulate passing the data to deviceby creating in main module globals with the same symbolic name as in kernelmodule. These global variables are later linked with ones from the nestedmodule. We copy data from kernel arguments to globals, call the kernelfunction from nested module and then copy the data back.- Current stateAt the moment, the runner is capable of running 2 modules, nested one inanother. The kernel module must contain exactly one kernel function. Also,the runner supports rank 1 integer memref types as arguments (to be scaled).- Enhancement of JitRunner and ExecutionEngineTo translate nested modules to LLVM IR, JitRunner and ExecutionEngine werealtered to take an optional (default to `nullptr`) function reference thatis a custom LLVM IR module builder. This allows to customize LLVM IR modulecreation from MLIR modules.Reviewed By: ftynse, mravishankarDifferential Revision: https://reviews.llvm.org/D86108

            List of files:
            /llvm-project-15.0.7/mlir/test/mlir-spirv-cpu-runner/mlir_test_spirv_cpu_runner_c_wrappers.cpp</description>
        <pubDate>Fri, 23 Oct 2020 14:46:18 +0000</pubDate>
        <dc:creator>George Mitenkov &lt;georgemitenk0v@gmail.com&gt;</dc:creator>
    </item>
</channel>
</rss>
