<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/rss.xsl.xml"?>
<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
    <title>Changes in testComparesineus.ll</title>
    <description></description>
    <language>en</language>
    <copyright>Copyright 2015</copyright>
    <generator>Java</generator><item>
        <title>88cadb89 - [PowerPC][test] Add explicit dso_local to definitions in ELF static relocation model tests</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll#88cadb89</link>
        <description>[PowerPC][test] Add explicit dso_local to definitions in ELF static relocation model testsTargetMachine::shouldAssumeDSOLocal currently implies dso_local for such definitions.Adding explicit dso_local makes these tests align with the clang -fpic behaviorand allow the removal of the TargetMachine::shouldAssumeDSOLocal special case.Rewrite preemption.ll to dsolocal-static.ll and dsolocal-pic.ll, and add&quot;PIC Level&quot; metadata.

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll</description>
        <pubDate>Wed, 30 Dec 2020 18:32:34 +0000</pubDate>
        <dc:creator>Fangrui Song &lt;i@maskray.me&gt;</dc:creator>
    </item>
<item>
        <title>216be996 - [NFC][PowerPC] Consolidate testing of common linkage symbols</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll#216be996</link>
        <description>[NFC][PowerPC] Consolidate testing of common linkage symbolsAdd a new file to test the code gen for common linkage symbol.Remove common linkage in some other testcases to avoid distraction.llvm-svn: 372426

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll</description>
        <pubDate>Fri, 20 Sep 2019 20:31:37 +0000</pubDate>
        <dc:creator>Jinsong Ji &lt;jji@us.ibm.com&gt;</dc:creator>
    </item>
<item>
        <title>46f840f2 - [PowerPC] Make no-PIC default to match GCC - LLVM</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll#46f840f2</link>
        <description>[PowerPC] Make no-PIC default to match GCC - LLVMChange the default for PowerPC LE to -fno-PIC.Differential Revision: https://reviews.llvm.org/D53383llvm-svn: 348298

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll</description>
        <pubDate>Tue, 04 Dec 2018 20:14:57 +0000</pubDate>
        <dc:creator>Stefan Pintilie &lt;stefanp@ca.ibm.com&gt;</dc:creator>
    </item>
<item>
        <title>9004444d - Revert &quot;[PowerPC] Make no-PIC default to match GCC - LLVM&quot;</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll#9004444d</link>
        <description>Revert &quot;[PowerPC] Make no-PIC default to match GCC - LLVM&quot;This reverts commit r347069llvm-svn: 347076

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll</description>
        <pubDate>Fri, 16 Nov 2018 19:24:23 +0000</pubDate>
        <dc:creator>Stefan Pintilie &lt;stefanp@ca.ibm.com&gt;</dc:creator>
    </item>
<item>
        <title>046eff50 - [PowerPC] Make no-PIC default to match GCC - LLVM</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll#046eff50</link>
        <description>[PowerPC] Make no-PIC default to match GCC - LLVMSet -fno-PIC as the default option.Differential Revision: https://reviews.llvm.org/D53383llvm-svn: 347069

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll</description>
        <pubDate>Fri, 16 Nov 2018 18:36:21 +0000</pubDate>
        <dc:creator>Stefan Pintilie &lt;stefanp@ca.ibm.com&gt;</dc:creator>
    </item>
<item>
        <title>cb4f0c5c - [PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll#cb4f0c5c</link>
        <description>[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler  We want to run the Machine Scheduler instead of the List Scheduler after RA.  Checked with a performance run on a Power 9 machine with SPEC 2006 and while  some benchmarks improved and others degraded the geomean was slightly improved  with the Machine Scheduler.  Differential Revision: https://reviews.llvm.org/D45265llvm-svn: 336295

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll</description>
        <pubDate>Wed, 04 Jul 2018 18:54:25 +0000</pubDate>
        <dc:creator>Stefan Pintilie &lt;stefanp@ca.ibm.com&gt;</dc:creator>
    </item>
<item>
        <title>25528d6d - [CodeGen] Unify MBB reference format in both MIR and debug output</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll#25528d6d</link>
        <description>[CodeGen] Unify MBB reference format in both MIR and debug outputAs part of the unification of the debug format and the MIR format, printMBB references as &apos;%bb.5&apos;.The MIR printer prints the IR name of a MBB only for block definitions.* find . \( -name &quot;*.mir&quot; -o -name &quot;*.cpp&quot; -o -name &quot;*.h&quot; -o -name &quot;*.ll&quot; \) -type f -print0 | xargs -0 sed -i &apos;&apos; -E &apos;s/BB#&quot; &lt;&lt; ([a-zA-Z0-9_]+)-&gt;getNumber\(\)/&quot; &lt;&lt; printMBBReference(*\1)/g&apos;* find . \( -name &quot;*.mir&quot; -o -name &quot;*.cpp&quot; -o -name &quot;*.h&quot; -o -name &quot;*.ll&quot; \) -type f -print0 | xargs -0 sed -i &apos;&apos; -E &apos;s/BB#&quot; &lt;&lt; ([a-zA-Z0-9_]+)\.getNumber\(\)/&quot; &lt;&lt; printMBBReference(\1)/g&apos;* find . \( -name &quot;*.txt&quot; -o -name &quot;*.s&quot; -o -name &quot;*.mir&quot; -o -name &quot;*.cpp&quot; -o -name &quot;*.h&quot; -o -name &quot;*.ll&quot; \) -type f -print0 | xargs -0 sed -i &apos;&apos; -E &apos;s/BB#([0-9]+)/%bb.\1/g&apos;* grep -nr &apos;BB#&apos; and fixDifferential Revision: https://reviews.llvm.org/D40422llvm-svn: 319665

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll</description>
        <pubDate>Mon, 04 Dec 2017 17:18:51 +0000</pubDate>
        <dc:creator>Francis Visoiu Mistrih &lt;francisvm@yahoo.com&gt;</dc:creator>
    </item>
<item>
        <title>db7e7704 - [PowerPC] Recommit r314244 with refactoring and off by default</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll#db7e7704</link>
        <description>[PowerPC] Recommit r314244 with refactoring and off by defaultThis re-commits everything that was pulled in r314244. The transformationis off by default (patch to enable it to follow). The code is refactoredto have a single entry-point and provide fine-grained control over patternsthat it selects. This patch also fixes the bugs in the original code.Everything that failed with the original patch has been re-tested with thispatch (with the transformation turned on). So the patch to turn this on issoon to follow.Differential Revision: https://reviews.llvm.org/D38575llvm-svn: 319434

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll</description>
        <pubDate>Thu, 30 Nov 2017 13:39:10 +0000</pubDate>
        <dc:creator>Nemanja Ivanovic &lt;nemanja.i.ibm@gmail.com&gt;</dc:creator>
    </item>
<item>
        <title>e22ebeab - [PowerPC] Reverting sequence of patches for elimination of comparison instructions</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll#e22ebeab</link>
        <description>[PowerPC] Reverting sequence of patches for elimination of comparison instructionsIn the past while, I&apos;ve committed a number of patches in the PowerPC back endaimed at eliminating comparison instructions. However, this causes some failuresin proprietary source and these issues are not observed in SPEC or any opensource packages I&apos;ve been able to run.As a result, I&apos;m pulling the entire series and will refactor it to:- Have a single entry point for easy control- Have fine-grained control over which patterns we transformA side-effect of this is that test cases for these patches (and modified bythem) are XFAIL-ed. This is a temporary measure as it is counter-productiveto remove/modify these test cases and then have to modify them again whenthe refactored patch is recommitted.The failure will be investigated in parallel to the refactoring effort andthe recommit will either have a fix for it or will leave this transformationoff by default until the problem is resolved.llvm-svn: 314244

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll</description>
        <pubDate>Tue, 26 Sep 2017 20:42:47 +0000</pubDate>
        <dc:creator>Nemanja Ivanovic &lt;nemanja.i.ibm@gmail.com&gt;</dc:creator>
    </item>
<item>
        <title>bb67f847 - [PowerPC] Eliminate integer compare instructions - vol. 3</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll#bb67f847</link>
        <description>[PowerPC] Eliminate integer compare instructions - vol. 3Adds handling for i32 SETNE comparison (both sign and zero extended).Differential Revision: https://reviews.llvm.org/D33718llvm-svn: 304901

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/testComparesineus.ll</description>
        <pubDate>Wed, 07 Jun 2017 12:23:41 +0000</pubDate>
        <dc:creator>Nemanja Ivanovic &lt;nemanja.i.ibm@gmail.com&gt;</dc:creator>
    </item>
</channel>
</rss>
