<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/rss.xsl.xml"?>
<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
    <title>Changes in dext.ll</title>
    <description></description>
    <language>en</language>
    <copyright>Copyright 2015</copyright>
    <generator>Java</generator><item>
        <title>b71386a4 - [Mips] Add support to match more patterns for DEXT and CINS</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/dext.ll#b71386a4</link>
        <description>[Mips] Add support to match more patterns for DEXT and CINSThis patch adds support for recognizing more patterns to match to DEXT andCINS instructions.It finds cases where multiple instructions could be replaced with a singleDEXT or CINS instruction.For example, for the following:define i64 @dext_and32(i64 zeroext %a) {entry: %and = and i64 %a, 4294967295 ret i64 %and}instead of generating: 0000000000000088 &lt;dext_and32&gt;: 88:   64010001        daddiu  at,zero,1 8c:   0001083c        dsll32  at,at,0x0 90:   6421ffff        daddiu  at,at,-1 94:   03e00008        jr      ra 98:   00811024        and     v0,a0,at 9c:   00000000        nopthe following gets generated: 0000000000000068 &lt;dext_and32&gt;: 68:   03e00008        jr      ra 6c:   7c82f803        dext    v0,a0,0x0,0x20Cases that are covered:DEXT: 1. and $src, mask where mask &gt; 0xffff 2. zext $src zero extend from i32 to i64CINS: 1. and (shl $src, pos), mask 2. shl (and $src, mask), pos 3. zext (shl $src, pos) zero extend from i32 to i64Patch by Violeta Vukobrat.Differential Revision: https://reviews.llvm.org/D30464llvm-svn: 297832

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/dext.ll</description>
        <pubDate>Wed, 15 Mar 2017 13:10:08 +0000</pubDate>
        <dc:creator>Petar Jovanovic &lt;petar.jovanovic@imgtec.com&gt;</dc:creator>
    </item>
</channel>
</rss>
