<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/rss.xsl.xml"?>
<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
    <title>Changes in stack_args.ll</title>
    <description></description>
    <language>en</language>
    <copyright>Copyright 2015</copyright>
    <generator>Java</generator><item>
        <title>8a40cedf - [MIPS GlobalISel] Fold load/store + G_GEP + G_CONSTANT</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/stack_args.ll#8a40cedf</link>
        <description>[MIPS GlobalISel] Fold load/store + G_GEP + G_CONSTANTFold load/store + G_GEP + G_CONSTANT whenimmediate in G_CONSTANT fits into 16 bit signed integer.Differential Revision: https://reviews.llvm.org/D65507llvm-svn: 367535

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/stack_args.ll</description>
        <pubDate>Thu, 01 Aug 2019 09:40:13 +0000</pubDate>
        <dc:creator>Petar Avramovic &lt;Petar.Avramovic@rt-rk.com&gt;</dc:creator>
    </item>
<item>
        <title>c2e35a6f - RegAllocFast: Remove early selection loop, the spill calculation will report cost 0 anyway for free regs</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/stack_args.ll#c2e35a6f</link>
        <description>RegAllocFast: Remove early selection loop, the spill calculation will report cost 0 anyway for free regsThe 2nd loop calculates spill costs but reports free registers as cost0 anyway, so there is little benefit from having a separate earlyloop.Surprisingly this is not NFC, as many register are marked regDisabledso the first loop often picks up later registers unnecessarily insteadof the first one available in the allocation order...Patch by Matthias Braunllvm-svn: 356499

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/stack_args.ll</description>
        <pubDate>Tue, 19 Mar 2019 19:01:34 +0000</pubDate>
        <dc:creator>Matt Arsenault &lt;Matthew.Arsenault@amd.com&gt;</dc:creator>
    </item>
<item>
        <title>3e0da146 - [MIPS GlobalISel] Improve selection of constants</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/stack_args.ll#3e0da146</link>
        <description>[MIPS GlobalISel] Improve selection of constantsCertain 32 bit constants can be generated with a single instructioninstead of two. Implement materialize32BitImm function for MIPS32.Differential Revision: https://reviews.llvm.org/D59369llvm-svn: 356238

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/stack_args.ll</description>
        <pubDate>Fri, 15 Mar 2019 07:07:50 +0000</pubDate>
        <dc:creator>Petar Avramovic &lt;Petar.Avramovic@rt-rk.com&gt;</dc:creator>
    </item>
<item>
        <title>021e4c82 - [MIPS GlobalISel] Select instructions to load and store i32 on stack</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/stack_args.ll#021e4c82</link>
        <description>[MIPS GlobalISel] Select instructions to load and store i32 on stackAdd code for selection of G_LOAD, G_STORE, G_GEP, G_FRAMEINDEX andG_CONSTANT. Support loads and stores of i32 values.Patch by Petar Avramovic.Differential Revision: https://reviews.llvm.org/D48957llvm-svn: 337168

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/stack_args.ll</description>
        <pubDate>Mon, 16 Jul 2018 13:29:32 +0000</pubDate>
        <dc:creator>Petar Jovanovic &lt;petar.jovanovic@mips.com&gt;</dc:creator>
    </item>
</channel>
</rss>
