<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/rss.xsl.xml"?>
<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
    <title>Changes in dyn_stackalloc.mir</title>
    <description></description>
    <language>en</language>
    <copyright>Copyright 2015</copyright>
    <generator>Java</generator><item>
        <title>2bf4eeee - [GlobalISel] Avoid creating COPY in LegalizationArtifactCombiner</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/legalizer/dyn_stackalloc.mir#2bf4eeee</link>
        <description>[GlobalISel] Avoid creating COPY in LegalizationArtifactCombinerWhen Src and Dst used in buildAnyExtOrTrunc or buildSExtOrTrunchave the same type (creates COPY) use Src register directly oruse replaceRegOrBuildCopy instead.Differential Revision: https://reviews.llvm.org/D108306

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/legalizer/dyn_stackalloc.mir</description>
        <pubDate>Tue, 24 Aug 2021 09:09:37 +0000</pubDate>
        <dc:creator>Petar Avramovic &lt;Petar.Avramovic@amd.com&gt;</dc:creator>
    </item>
<item>
        <title>fae05692 - CodeGen: Print/parse LLTs in MachineMemOperands</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/legalizer/dyn_stackalloc.mir#fae05692</link>
        <description>CodeGen: Print/parse LLTs in MachineMemOperandsThis will currently accept the old number of bytes syntax, and convertit to a scalar. This should be removed in the near future (I think Iconverted all of the tests already, but likely missed a few).Not sure what the exact syntax and policy should be. We can continueprinting the number of bytes for non-generic instructions to avoidtest churn and only allow non-scalar types for generic instructions.This will currently print the LLT in parentheses, but accept parsingthe existing integers and implicitly converting to scalar. Theparentheses are a bit ugly, but the parser logic seems unable to dealwithout either parentheses or some keyword to indicate the start of atype.

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/legalizer/dyn_stackalloc.mir</description>
        <pubDate>Thu, 20 May 2021 02:25:51 +0000</pubDate>
        <dc:creator>Matt Arsenault &lt;Matthew.Arsenault@amd.com&gt;</dc:creator>
    </item>
<item>
        <title>0b7f6cc7 - GlobalISel: Add generic instructions for memory intrinsics</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/legalizer/dyn_stackalloc.mir#0b7f6cc7</link>
        <description>GlobalISel: Add generic instructions for memory intrinsicsAArch64, X86 and Mips currently directly consumes these and customlowering to produce a libcall, but really these should follow thenormal legalization process through the libcall/lower action.

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/legalizer/dyn_stackalloc.mir</description>
        <pubDate>Mon, 03 Aug 2020 13:00:24 +0000</pubDate>
        <dc:creator>Matt Arsenault &lt;Matthew.Arsenault@amd.com&gt;</dc:creator>
    </item>
<item>
        <title>e74c5b96 - [globalisel] Rename G_GEP to G_PTR_ADD</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/legalizer/dyn_stackalloc.mir#e74c5b96</link>
        <description>[globalisel] Rename G_GEP to G_PTR_ADDSummary:G_GEP is rather poorly named. It&apos;s a simple pointer+scalar addition anddoesn&apos;t support any of the complexities of getelementptr. I thereforepropose that we rename it. There&apos;s a G_PTR_MASK so let&apos;s follow thatconvention and go with G_PTR_ADDReviewers: volkan, aditya_nandakumar, bogner, rovka, arsenmSubscribers: sdardis, jvesely, wdng, nhaehnle, hiraditya, jrtc27, atanasyan, arphaman, Petar.Avramovic, llvm-commitsTags: #llvmDifferential Revision: https://reviews.llvm.org/D69734

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/legalizer/dyn_stackalloc.mir</description>
        <pubDate>Fri, 01 Nov 2019 20:18:00 +0000</pubDate>
        <dc:creator>Daniel Sanders &lt;daniel_l_sanders@apple.com&gt;</dc:creator>
    </item>
<item>
        <title>044297cc - [update_mir_test_checks] Handle MI flags properly</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/legalizer/dyn_stackalloc.mir#044297cc</link>
        <description>[update_mir_test_checks] Handle MI flags properlypreviously we would generate literal check lines w/ no reg-exps forvregs as MI flags (nsw, ninf, etc.) won&apos;t be recognized as a part of MI.Fixing that. Includes updating the MIR tests that suffered from theproblem.Reviewed By: bognerDifferential Revision: https://reviews.llvm.org/D68905llvm-svn: 374829

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/legalizer/dyn_stackalloc.mir</description>
        <pubDate>Mon, 14 Oct 2019 22:01:58 +0000</pubDate>
        <dc:creator>Roman Tereshin &lt;rtereshin@apple.com&gt;</dc:creator>
    </item>
<item>
        <title>509a4947 - Add an operand to memory intrinsics to denote the &quot;tail&quot; marker.</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/legalizer/dyn_stackalloc.mir#509a4947</link>
        <description>Add an operand to memory intrinsics to denote the &quot;tail&quot; marker.We need to propagate this information from the IR in order to be able to safelydo tail call optimizations on the intrinsics during legalization. Assumingit&apos;s safe to do tail call opt without checking for the marker isn&apos;t safe becausethe mem libcall may use allocas from the caller.This adds an extra immediate operand to the end of the intrinsics and fixes thelegalizer to handle it.Differential Revision: https://reviews.llvm.org/D68151llvm-svn: 373140

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/legalizer/dyn_stackalloc.mir</description>
        <pubDate>Sat, 28 Sep 2019 05:33:21 +0000</pubDate>
        <dc:creator>Amara Emerson &lt;aemerson@apple.com&gt;</dc:creator>
    </item>
<item>
        <title>646e1f7b - [MIPS GlobalISel] Lower G_DYN_STACKALLOC</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/legalizer/dyn_stackalloc.mir#646e1f7b</link>
        <description>[MIPS GlobalISel] Lower G_DYN_STACKALLOCIRTranslator creates G_DYN_STACKALLOC instruction during expansion ofalloca when argument that tells number of elements to allocate on stackis a virtual register. Use default lowering for MIPS32.Differential Revision: https://reviews.llvm.org/D67440llvm-svn: 371728

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/legalizer/dyn_stackalloc.mir</description>
        <pubDate>Thu, 12 Sep 2019 11:39:50 +0000</pubDate>
        <dc:creator>Petar Avramovic &lt;Petar.Avramovic@rt-rk.com&gt;</dc:creator>
    </item>
</channel>
</rss>
