<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/rss.xsl.xml"?>
<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
    <title>Changes in split_args.ll</title>
    <description></description>
    <language>en</language>
    <copyright>Copyright 2015</copyright>
    <generator>Java</generator><item>
        <title>fae05692 - CodeGen: Print/parse LLTs in MachineMemOperands</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/irtranslator/split_args.ll#fae05692</link>
        <description>CodeGen: Print/parse LLTs in MachineMemOperandsThis will currently accept the old number of bytes syntax, and convertit to a scalar. This should be removed in the near future (I think Iconverted all of the tests already, but likely missed a few).Not sure what the exact syntax and policy should be. We can continueprinting the number of bytes for non-generic instructions to avoidtest churn and only allow non-scalar types for generic instructions.This will currently print the LLT in parentheses, but accept parsingthe existing integers and implicitly converting to scalar. Theparentheses are a bit ugly, but the parser logic seems unable to dealwithout either parentheses or some keyword to indicate the start of atype.

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/irtranslator/split_args.ll</description>
        <pubDate>Thu, 20 May 2021 02:25:51 +0000</pubDate>
        <dc:creator>Matt Arsenault &lt;Matthew.Arsenault@amd.com&gt;</dc:creator>
    </item>
<item>
        <title>2a64598e - GlobalISel: Fix creating MMOs with align 0</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/irtranslator/split_args.ll#2a64598e</link>
        <description>GlobalISel: Fix creating MMOs with align 0llvm-svn: 352712

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/irtranslator/split_args.ll</description>
        <pubDate>Thu, 31 Jan 2019 01:38:47 +0000</pubDate>
        <dc:creator>Matt Arsenault &lt;Matthew.Arsenault@amd.com&gt;</dc:creator>
    </item>
<item>
        <title>2624c8db - [MIPS GlobalISel] Set operand order for G_MERGE and G_UNMERGE</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/irtranslator/split_args.ll#2624c8db</link>
        <description>[MIPS GlobalISel] Set operand order for G_MERGE and G_UNMERGESet operands order for G_MERGE_VALUES and G_UNMERGE_VALUES sothat least significant bits always go first, regardless of endianness.Differential Revision: https://reviews.llvm.org/D54098llvm-svn: 346305

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/irtranslator/split_args.ll</description>
        <pubDate>Wed, 07 Nov 2018 11:45:43 +0000</pubDate>
        <dc:creator>Petar Avramovic &lt;Petar.Avramovic@rt-rk.com&gt;</dc:creator>
    </item>
<item>
        <title>ff1bc621 - [MIPS GlobalISel] Lower i64 arguments</title>
        <link>http://172.16.0.5:8080/history/llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/irtranslator/split_args.ll#ff1bc621</link>
        <description>[MIPS GlobalISel] Lower i64 argumentsLower integer arguments larger then 32 bits for MIPS32.setMostSignificantFirst is used in order for G_UNMERGE_VALUES andG_MERGE_VALUES to always hold registers in same order, regardless ofendianness.Patch by Petar Avramovic.Differential Revision: https://reviews.llvm.org/D52409llvm-svn: 343315

            List of files:
            /llvm-project-15.0.7/llvm/test/CodeGen/Mips/GlobalISel/irtranslator/split_args.ll</description>
        <pubDate>Fri, 28 Sep 2018 13:28:47 +0000</pubDate>
        <dc:creator>Petar Jovanovic &lt;petar.jovanovic@mips.com&gt;</dc:creator>
    </item>
</channel>
</rss>
