<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/rss.xsl.xml"?>
<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
    <title>Changes in Makefile</title>
    <description></description>
    <language>en</language>
    <copyright>Copyright 2015</copyright>
    <generator>Java</generator><item>
        <title>57d7713a - selftests: riscv: Fix vector tests</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/tools/testing/selftests/riscv/vector/Makefile#57d7713a</link>
        <description>selftests: riscv: Fix vector testsOverhaul the riscv vector tests to use kselftest_harness to help thetest cases correctly report the results and decouple the individual testcases from each other. With this refactoring, only run the test cases ifvector is reported and properly report the test case as skippedotherwise. The v_initval_nolibc test was previously not checking ifvector was supported and used a function (malloc) which invalidatesthe state of the vector registers.Signed-off-by: Charlie Jenkins &lt;charlie@rivosinc.com&gt;Tested-by: Yangyu Chen &lt;cyy@cyyself.name&gt;Link: https://lore.kernel.org/r/20241113-xtheadvector-v11-12-236c22791ef9@rivosinc.comSigned-off-by: Palmer Dabbelt &lt;palmer@rivosinc.com&gt;

            List of files:
            /linux-6.15/tools/testing/selftests/riscv/vector/Makefile</description>
        <pubDate>Thu, 14 Nov 2024 02:21:18 +0000</pubDate>
        <dc:creator>Charlie Jenkins &lt;charlie@rivosinc.com&gt;</dc:creator>
    </item>
<item>
        <title>5c93c4c7 - selftests: Test RISC-V Vector&apos;s first-use handler</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/tools/testing/selftests/riscv/vector/Makefile#5c93c4c7</link>
        <description>selftests: Test RISC-V Vector&apos;s first-use handlerThis add a test to check if the kernel zero-initializes all V registersafter the first-use trap handler returns.If V registers are not zero-initialized, then the test should fail oneout of several runs:``` root@sifive-fpga:~# ./v_initval_nolibc # vl = 256 not ok 1 detect stale values on v-regesters 0 0 0 0 0 0 0 0   0 0 0 0 0 0 0 0 0 4c 41 4e 47 3d 43 0   50 41 54 48 3d 2f 75 73 72 2f 6c 6f 63 61 6c 2f   73 62 69 6e 3a 2f 75 73 72 2f 6c 6f 63 61 6c 2f   62 69 6e 3a 2f 75 73 72 ff ff 81 0 0 0 0 0   0 0 0 0 0 0 0 0```Otherwise, the test passes without errors each run.Signed-off-by: Andy Chiu &lt;andy.chiu@sifive.com&gt;Reviewed-by: Bj&#246;rn T&#246;pel &lt;bjorn@rivosinc.com&gt;Link: https://lore.kernel.org/r/20230627015556.12329-3-andy.chiu@sifive.comSigned-off-by: Palmer Dabbelt &lt;palmer@rivosinc.com&gt;

            List of files:
            /linux-6.15/tools/testing/selftests/riscv/vector/Makefile</description>
        <pubDate>Tue, 27 Jun 2023 01:55:55 +0000</pubDate>
        <dc:creator>Andy Chiu &lt;andy.chiu@sifive.com&gt;</dc:creator>
    </item>
<item>
        <title>7cf6198c - selftests: Test RISC-V Vector prctl interface</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/tools/testing/selftests/riscv/vector/Makefile#7cf6198c</link>
        <description>selftests: Test RISC-V Vector prctl interfaceThis add a test for prctl interface that controls the use of userspaceVector.Signed-off-by: Andy Chiu &lt;andy.chiu@sifive.com&gt;Link: https://lore.kernel.org/r/20230605110724.21391-27-andy.chiu@sifive.comSigned-off-by: Palmer Dabbelt &lt;palmer@rivosinc.com&gt;

            List of files:
            /linux-6.15/tools/testing/selftests/riscv/vector/Makefile</description>
        <pubDate>Mon, 05 Jun 2023 11:07:23 +0000</pubDate>
        <dc:creator>Andy Chiu &lt;andy.chiu@sifive.com&gt;</dc:creator>
    </item>
</channel>
</rss>
