<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/rss.xsl.xml"?>
<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
    <title>Changes in Makefile</title>
    <description></description>
    <language>en</language>
    <copyright>Copyright 2015</copyright>
    <generator>Java</generator><item>
        <title>4adb690a - riscv: dts: renesas: Add minimal DTS for Renesas RZ/Five SMARC EVK</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/scripts/dtc/include-prefixes/riscv/renesas/Makefile#4adb690a</link>
        <description>riscv: dts: renesas: Add minimal DTS for Renesas RZ/Five SMARC EVKEnable the minimal blocks required for booting the Renesas RZ/FiveSMARC EVK with initramfs.Below are the blocks which are enabled:- CPG- CPU0- DDR (memory regions)- PINCTRL- PLIC- SCIF0As we are reusing the RZ/G2UL SoC base DTSI [0], RZ/G2UL SMARC SoM [1] andcarrier [2] board DTSIs which enables almost all the blocks supportedby the RZ/G2UL SMARC EVK and whereas on RZ/Five SoC we will be graduallyenabling the blocks hence the aliases for ETH/I2C are deleted and restof the IP blocks are marked as disabled/deleted.[0] arch/arm64/boot/dts/renesas/r9a07g043.dtsi[1] arch/arm64/boot/dts/renesas/rzg2ul-smarc-som.dtsi[2] arch/arm64/boot/dts/renesas/rzg2ul-smarc.dtsiSigned-off-by: Lad Prabhakar &lt;prabhakar.mahadev-lad.rj@bp.renesas.com&gt;Reviewed-by: Conor Dooley &lt;conor.dooley@microchip.com&gt;Acked-by: Palmer Dabbelt &lt;palmer@rivosinc.com&gt;Link: https://lore.kernel.org/r/20221028165921.94487-6-prabhakar.mahadev-lad.rj@bp.renesas.comSigned-off-by: Geert Uytterhoeven &lt;geert+renesas@glider.be&gt;

            List of files:
            /linux-6.15/scripts/dtc/include-prefixes/riscv/renesas/Makefile</description>
        <pubDate>Fri, 28 Oct 2022 16:59:19 +0000</pubDate>
        <dc:creator>Lad Prabhakar &lt;prabhakar.mahadev-lad.rj@bp.renesas.com&gt;</dc:creator>
    </item>
</channel>
</rss>
