<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/rss.xsl.xml"?>
<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
    <title>Changes in zynq.h</title>
    <description></description>
    <language>en</language>
    <copyright>Copyright 2015</copyright>
    <generator>Java</generator><item>
        <title>1a59d1b8 - treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 156</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/include/linux/clk/zynq.h#1a59d1b8</link>
        <description>treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 156Based on 1 normalized pattern(s):  this program is free software you can redistribute it and or modify  it under the terms of the gnu general public license as published by  the free software foundation either version 2 of the license or at  your option any later version this program is distributed in the  hope that it will be useful but without any warranty without even  the implied warranty of merchantability or fitness for a particular  purpose see the gnu general public license for more details you  should have received a copy of the gnu general public license along  with this program if not write to the free software foundation inc  59 temple place suite 330 boston ma 02111 1307 usaextracted by the scancode license scanner the SPDX license identifier  GPL-2.0-or-laterhas been chosen to replace the boilerplate/reference in 1334 file(s).Signed-off-by: Thomas Gleixner &lt;tglx@linutronix.de&gt;Reviewed-by: Allison Randal &lt;allison@lohutok.net&gt;Reviewed-by: Richard Fontana &lt;rfontana@redhat.com&gt;Cc: linux-spdx@vger.kernel.orgLink: https://lkml.kernel.org/r/20190527070033.113240726@linutronix.deSigned-off-by: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;

            List of files:
            /linux-6.15/include/linux/clk/zynq.h</description>
        <pubDate>Mon, 27 May 2019 06:55:05 +0000</pubDate>
        <dc:creator>Thomas Gleixner &lt;tglx@linutronix.de&gt;</dc:creator>
    </item>
<item>
        <title>b0504e39 - ARM: zynq: Map I/O memory on clkc init</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/include/linux/clk/zynq.h#b0504e39</link>
        <description>ARM: zynq: Map I/O memory on clkc initThe clkc has its registers in the range of the slcr.Instead of passing around the slcr base address pointer, let the clkc get theaddress from the DT.This prepares the slcr to be a real driver with multiple memory ranges(slcr, clocks, pinctrl,...)Signed-off-by: Steffen Trumtrar &lt;s.trumtrar@pengutronix.de&gt;Signed-off-by: Michal Simek &lt;michal.simek@xilinx.com&gt;

            List of files:
            /linux-6.15/include/linux/clk/zynq.h</description>
        <pubDate>Mon, 18 Nov 2013 15:48:19 +0000</pubDate>
        <dc:creator>Michal Simek &lt;michal.simek@xilinx.com&gt;</dc:creator>
    </item>
<item>
        <title>30e1e285 - arm: zynq: Migrate platform to clock controller</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/include/linux/clk/zynq.h#30e1e285</link>
        <description>arm: zynq: Migrate platform to clock controllerMigrate the Zynq platform and its drivers to use the new clockcontroller driver.Signed-off-by: Soren Brinkmann &lt;soren.brinkmann@xilinx.com&gt;Cc: John Stultz &lt;john.stultz@linaro.org&gt;Cc: Thomas Gleixner &lt;tglx@linutronix.de&gt;Cc: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;Cc: Jiri Slaby &lt;jslaby@suse.cz&gt;Cc: linux-serial@vger.kernel.orgSigned-off-by: Michal Simek &lt;michal.simek@xilinx.com&gt;Acked-by: Mike Turquette &lt;mturquette@linaro.org&gt;

            List of files:
            /linux-6.15/include/linux/clk/zynq.h</description>
        <pubDate>Mon, 13 May 2013 17:46:38 +0000</pubDate>
        <dc:creator>Soren Brinkmann &lt;soren.brinkmann@xilinx.com&gt;</dc:creator>
    </item>
<item>
        <title>45aa2c27 - clk: Add support for fundamental zynq clks</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/include/linux/clk/zynq.h#45aa2c27</link>
        <description>clk: Add support for fundamental zynq clksProvide simplified models for the necessary clocks on the zynq-7000platform.  Currently, the PLLs, the CPU clock network, and the basicperipheral clock networks (for SDIO, SMC, SPI, QSPI, UART) are modelled.OF bindings are also provided and documented.Signed-off-by: Josh Cartwright &lt;josh.cartwright@ni.com&gt;Signed-off-by: Soren Brinkmann &lt;soren.brinkmann@xilinx.com&gt;Acked-by: Mike Turquette &lt;mturquette@linaro.org&gt;Acked-by: Michal Simek &lt;michal.simek@xilinx.com&gt;

            List of files:
            /linux-6.15/include/linux/clk/zynq.h</description>
        <pubDate>Tue, 13 Nov 2012 23:26:48 +0000</pubDate>
        <dc:creator>Josh Cartwright &lt;josh.cartwright@ni.com&gt;</dc:creator>
    </item>
</channel>
</rss>
