<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/rss.xsl.xml"?>
<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
    <title>Changes in Makefile</title>
    <description></description>
    <language>en</language>
    <copyright>Copyright 2015</copyright>
    <generator>Java</generator><item>
        <title>6f684d4f - media: v4l: cadence: Add Cadence MIPI-CSI2 TX driver</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/drivers/media/platform/cadence/Makefile#6f684d4f</link>
        <description>media: v4l: cadence: Add Cadence MIPI-CSI2 TX driverThe Cadence MIPI-CSI2 TX controller is an hardware block meant to be usedas a bridge between pixel interfaces and a CSI-2 bus.It supports operating with an internal or external D-PHY, with up to 4lanes, or without any D-PHY. The current code only supports the lattercase.While the virtual channel input on the pixel interface can be directlymapped to CSI2, the datatype input is actually a selection signal (3-bits)mapping to a table of up to 8 preconfigured datatypes/formats (programmedat start-up)The block supports up to 8 input datatypes.Acked-by: Benoit Parrot &lt;bparrot@ti.com&gt;Reviewed-by: Niklas S&#246;derlund &lt;niklas.soderlund+renesas@ragnatech.se&gt;Signed-off-by: Maxime Ripard &lt;maxime.ripard@bootlin.com&gt;Signed-off-by: Sakari Ailus &lt;sakari.ailus@linux.intel.com&gt;Signed-off-by: Mauro Carvalho Chehab &lt;mchehab+samsung@kernel.org&gt;

            List of files:
            /linux-6.15/drivers/media/platform/cadence/Makefile</description>
        <pubDate>Fri, 04 May 2018 14:08:10 +0000</pubDate>
        <dc:creator>Maxime Ripard &lt;maxime.ripard@bootlin.com&gt;</dc:creator>
    </item>
<item>
        <title>1fc3b37f - media: v4l: cadence: Add Cadence MIPI-CSI2 RX driver</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/drivers/media/platform/cadence/Makefile#1fc3b37f</link>
        <description>media: v4l: cadence: Add Cadence MIPI-CSI2 RX driverThe Cadence CSI-2 RX Controller is an hardware block meant to be used as abridge between a CSI-2 bus and pixel grabbers.It supports operating with internal or external D-PHY, with up to 4 lanes,or without any D-PHY. The current code only supports the latter case.It also support dynamic mapping of the CSI-2 virtual channels to theassociated pixel grabbers, but that isn&apos;t allowed at the moment either.Acked-by: Benoit Parrot &lt;bparrot@ti.com&gt;Reviewed-by: Niklas S&#246;derlund &lt;niklas.soderlund+renesas@ragnatech.se&gt;Signed-off-by: Maxime Ripard &lt;maxime.ripard@bootlin.com&gt;Signed-off-by: Sakari Ailus &lt;sakari.ailus@linux.intel.com&gt;Signed-off-by: Mauro Carvalho Chehab &lt;mchehab+samsung@kernel.org&gt;

            List of files:
            /linux-6.15/drivers/media/platform/cadence/Makefile</description>
        <pubDate>Fri, 04 May 2018 14:08:08 +0000</pubDate>
        <dc:creator>Maxime Ripard &lt;maxime.ripard@bootlin.com&gt;</dc:creator>
    </item>
</channel>
</rss>
